• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.25 no.1A
• /
• pp.81-89
• /
• 2000

In this paper, we analyzed the performance for CATV/LAN added priority problem. Upstrea nm channel which analyzed very deeply for CATV/LAN network have the preferential access property depending upon that positionand unidirectional property. To solve that fairness problem and priority, we propose the CSMA-CD/U/P-P protocolthat transmit as P1 probability if data packets happen. We assumed 2-Class priority(high, low). As the analyticresult and simulation, we obtained P1, value and its average delay time under priority problem assumed twoscenarios. Also, we get its variance value and queue length. Especially, the mean delay time increases nearer thanposition from H/E

• Journal of the Korea Society for Simulation
• /
• v.24 no.3
• /
• pp.17-26
• /
• 2015

A cluster tool used in many kinds of semiconductor processes for improving the performance and the quality of wafers has a simple configuration, but its schedule is not easy because of its parallel processing module, a lack of intermediate buffers, and time constraints. While there have been many studies on its schedule, most of them have focused on full cycles in which identical work cycles are repeated under constant task times. In this research, we suggest strategies of start-up transient scheduling which satisfies time constraints and converges into a desirable steady schedule for full work cycle. The proposed schedules are expected robust under the stationary stochastic task times. Finally, we show that the strategies make schedules enters the desirable steady schedule and robust using the simulation.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.27 no.9C
• /
• pp.853-860
• /
• 2002

In this paper, we proposed a new buffer management and cell scheduling scheme for GFR service in ATM networks. The proposed scheme is able to satisfy fairness criteria and efficient cell service in GFR. Performance analysis through the simulation presents that the proposed scheme can meet fairness 2(MCR plus equal share), which are not met by conventional scheduling mechanisms such as WRR. Also, the proposed scheme is superior to WRR about 29% in throughput and more efficency in fairness criteria.

• Journal of Korean Institute of Industrial Engineers
• /
• v.40 no.6
• /
• pp.642-647
• /
• 2014

In this paper, a hybrid genetic algorithm (HGA) approach is proposed for an n-job, m-machine flow shop scheduling problem with limited capacity buffers with blocking in which the objective is to minimize the total stretch. The stretch of a job is the ratio of the amount of time the job spent before its completion to its processing time. HGA adopts the idea of seed selection and development in order to improve the exploitation and exploration power of genetic algorithms (GAs). Extensive computational experiments have been conducted to compare the performance of HGA with that of GA.

• 한국신재생에너지학회:학술대회논문집
• /
• 2008.05a
• /
• pp.434-435
• /
• 2008

An in-situ monitoring technique for deposition process of CdS buffer layer was developed in this work. A quartz crystal microbalance (QCM) was used to measure the frequency change during the CdS deposition process and the relation ship between frequency change and film thickness and optical transmittance was investigated. The film thickness shows a linear relationship with frequency change, demonstrating that frequency change measured by QCM can be used a in-situ monitoring tool for CdS deposition process.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2003.03a
• /
• pp.113-113
• /
• 2003

ZnO 박막은 p형 도핑방법이 점차 알려 지면서 최근 차세대 발광소자 재료로서 주목을 받고 있으며, 우수한 전자 이동도, 우수한 홀 이동도, 발광 스펙트럼(PL) 피크의 날카로움, 높은 free exciton binding energy, 방사선 노출에 대한 큰 내구성, 습식 식각이 가능, 동종 기판 사용이 가능함으로써 박막의 품질을 개선할 수 있고 제조공정을 간소화할 수 있는 등의 장점을 지니고 있어 이에 관련된 많은 연구들이 진행되고 있다. 특히 ZnO 박막을 차세대 발광소자로 응용하기 위해서는 고품질의 에피탁시 박막을 성장시켜야 하며 이를 위하여 MBE, MOCVD, PLD법 등 다양한 에피탁시 박막증착이 시도되고 있다. 또한 보다 양질의 ZnO 박막을 성장시키기 위해 적절한 단결정 기판 및 버퍼층의 탐색과 각 기판에 따른 ZnO 박막의 물성평가 작업도 진행되고 있다.

• Proceedings of the Korea Information Processing Society Conference
• /
• 2001.10b
• /
• pp.1351-1354
• /
• 2001

본 논문에서는 Differentiated Services (DiffServ) 망의 edge 라우터에 적용되는 3 단계 트래픽 제어기 (3 phased traffic conditioner : 3PTC)를 제안하였다. 제안된 3PTC 는 TCP 트래픽의 예약된 대역폭 (reserved rate) 의 차이, UDP/TCP의 상호작용, RTT 및 집합된 트래픽을 구성하는 작은 트래픽 수에 의한 영향을 최소화함으로써, DiffServ 망에서 제공하는 Assured Services 사용자들에게 공정한 대역폭을 보장해 줄 수 있다. 3PTC 는 토큰버킷 단계, 확률결정 단계, 그리고 버퍼관리 단계로 이루어져 있다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.4A
• /
• pp.466-471
• /
• 2004

This paper proposes an advanced circuit for fingerprint sensor signal processing. We increased the voltage between ridge and valley by modifying the parasitic capacitance eliminating circuit of sensor plate. The analog comparator was designed for comparing the sensor signal voltage with the reference signal voltage. 1-Pixel Fingerprint sensor circuit was designed and simulated, and the layout was performed.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.3
• /
• pp.109-114
• /
• 2004

This paper proposes an advanced circuit for the fingerprint sensor signal processing. We increased the voltage between ridge and valley by modifying the parasitic capacitance eliminating circuit of sensor plate. The analog comparator was designed for comparing the sensor signal voltage with the reference signal voltage. We also propose an effective isolation strategy for removing noise and signal coupling of each sensor pixel. The fingerprint sensor circuit was designed and simulated, and the layout was performed.

• Proceedings of the KIEE Conference
• /
• 2001.07d
• /
• pp.2579-2581
• /
• 2001

넓은 가변 범위를 가지는 LC 탱크 전압 제어 발진기에 관해 본 논문에서 소개하고자 한다. LC 탱크 전압 제어 발진기의 발진을 소멸시키는 밀러 증폭기의 ESR을 제거함으로써 넓은 가변 범위를 얻을 수 있다. LC 탱크 전압 제어 발진기는 발진기 코어와 버퍼, 밴드갭(bandgap) 기준 전압 발생기 그리고 드라이브 증폭기로 구성되어 있다. 발진기 코어는 1.3mA의 전류를 소모하고 약 1GHz의 가변 범위를 가진다. 출력주파수의 가변 범위내에 발진기의 출력 전력은 3dBm 이내로 변한다. 이러한 LC 탱크 전압 제어 발진기는 BiCMOS 공정을 이용하여 제작되었고 2.7V 단일 전원에서 31.5mW의 전력을 소모한다.