• Title/Summary/Keyword: 고속 패킷 전송

Search Result 170, Processing Time 0.029 seconds

A Vehicle-to-Vehicle Communication Protocol Scheme for Forwarding Emergency Information in Intelligent Cars Transportation Systems (지능형 차량 전송시스템에서 긴급정보 전송을 위한 Vehicle-to-Vehicle 통신 프로토콜)

  • Kim, Kyung-Jun;Cha, Byung-Rae;Kim, Chul-Won
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.6 no.2
    • /
    • pp.70-80
    • /
    • 2007
  • Inter-vehicular communication suffers from a variety of the problem on the road, resulting in large delay in propagating emergency warning. An energy depletion as well as a transmission delay may induced by traffic accident. A transmission delay are caused by direct contention from nodes that can hear each other or indirect contention from nodes that can not hear each other, but simultaneously transmit to the same destination. A variety of works have been researched to solve the transmission delay and energy consumption problem in intelligent cars transportation systems. We consider a vehicle-to-vehicle communication protocol for disseminating an emergency information that include end-to-end and energy efficient transmission. In this paper, we propose A vehicle-to-vehicle communication protocol scheme for dissemination emergency information in intelligent cars communication based on IEEE 802.15.3 wireless personal area networks. Results from a simulation study reveal that our scheme can achieves low latency in delivering emergency warnings, and efficiency in consuming energy in stressful road scenarios.

  • PDF

A TCP Fairness Guarantee Scheme with Dynamic Advertisement Window Adjustment for Mobile Broadband Wireless Access Networks (이동 광대역 무선 접속 네트워크에서 동적 Advertisement Window 조절을 통한 TCP Fairness 보장 기법)

  • Kim, Seong-Chul;Cho, Sung-Joon
    • Journal of Advanced Navigation Technology
    • /
    • v.12 no.2
    • /
    • pp.154-163
    • /
    • 2008
  • In a mobile broadband wireless access (MBWA) network, many users access a base station (BS), which relays data transferred from high-speed wired network to low-speed wireless network. For this difference of their data rate, a BS suffers from the lack of its buffer space when many users run multiple applications at the same time, and thus packet losses occur. TCP, which guarantees end-to-end reliability, is used as transport protocol also in wireless networks. But TCP lowers their transmission rate incorrectly and frequently whenever packet losses occur. And they increase their transmission rate differently with each other; finally TCP throughput of each TCP flow varies largely, and then TCP fairness goes worse. In this paper, a scheme that controls packet transmission rate adaptively according to TCP flows' transmission rate, that prevents buffer overflows at BS, and that guarantees TCP fairness at a certain degree is proposed. As it is analyzed by simulations, the proposed scheme enhances TCP fairness by maintaining TCP throughput of each TCP sender similarly with each other.

  • PDF

Comparison of Network Processor Architecture for High Speed Packet Processing (고속 패킷 처리를 위한 네트워크 프로세서 아키텍처 비교)

  • Jin Hyun-Joung;Son Kyung-Duck;Kim Hwa-Jong
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.239-243
    • /
    • 2004
  • 네트워크 프로세서는 주로 라우터에 위치하여 데이터의 트래픽을 관리를 하였다. 네트워크 프로세서는 데이터의 빠른 전송을 위해 점차 발달하였으며, 종류 또한 다양해졌다. 본 논문에서는 네트워크 프로세서의 아키텍처가 빠른 패킷 처리를 위해 어떻게 발전하였는지 알아본다. 또한 기존의 네트워크 프로세서들이 어디서 동작하고, 어떤 아키텍처를 썼는지를 기준으로 분석하고, 분석 결과를 분류하였다. 네트워크 프로세서는 router나 line card 등의 다양한 위치에 위치하며, OSI 계층의 사용범위가 다양함을 보여 주었다.

  • PDF

Scalable Broadcast Switch Architecture (가변형 방송 스위치 구조)

  • 정갑중;이범철
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2004.05b
    • /
    • pp.291-294
    • /
    • 2004
  • In this paper, we consider the broadcast switch architecture for hish performance multicast packet switching. In input and output buffered switch, we propose a new switch architecture which supports high throughput in broadcast packet switching with switch planes of single input and multiple output crossbars. The proposed switch architecture has a central arbiter that arbitrates requests from plural input ports and generates multiple grant signals to multiple output ports in a packet transmission slot. It provides high speed pipelined arbitration and large scale switching capacity.

  • PDF

Design and Performance Evaluation of Cross-layer ARQ Mechanism Using Local Re-transmission Agent in Next Generation Mobile Networks (차세대 이동 망에서 지역 재전송 에이전트를 이용한 Cross-layer ARQ 메커니즘 설계 및 성능 평가)

  • So, Sang-Gp;Park, Man-Kyu;Lee, Jae-Yong;Kim, Byung-Chul;Kim, Dae-Young
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.46 no.8
    • /
    • pp.50-58
    • /
    • 2009
  • Fourth generation mobile communication network have the technology of extensive form include basic service technology and it has been developed from the radio access technology and network topology. Not only fourth generation mobile communication network have basically done new highspeed radio access technology which is suitable to high and low speed environment of transfer, but also it is possible that they have been made for freely vertical handover. ETRI also has made fourth generation mobile communication network which is WiNGS(Wireless Initiative for Next Generation Service) satisfied that demand. This paper is made by lossless handover method through the local retransmission ARQ agent that is one of the main technology of fourth generation mobile communication network. Lossless handover method through local retransmission ARQ agent has been basically made by WiNGS and it was better than original local retransmission of layer by simulation.

Resource Allocation Scheme in an Integrated CDMA System Using Throughput Maximization Strategy (통합된 CDMA시스템에서 데이터 전송률 최대화 방법을 이용한 자원할당 방법)

  • Choi Seung-Sik;Kim Sang-Kyung
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.2B
    • /
    • pp.146-153
    • /
    • 2006
  • It is required to have researches on efficient resource allocation schemes in an integrated voice and data CDMA system with the spreading of high-speed wireless internets. In this paper, we proposed a efficient resouce allocation scheme for providing a high speed data service in an integrated CDMA system. In an integrated voice/data CDMA system, resources for voice users are allocated with high priority and residual resources are allocated to the data service. In this case, it is necessary to use a resource allocation scheme for minimizing interference. In this paper, we first explain about a interference minimizing method and define QoS requirements. Based on the method, we proposed a efficient resource allocation scheme which satisfy the QoS requirements. The proposed scheme controls the transmission rate and delay of data users with a priority information such as the number of packets in a queue. From the simulation results, we show that the proposed scheme reduce the blocking probability and delay and improve the performance.

Design of General Peripheral Interface Using Serial Link (직렬 링크 방식의 주변 장치 통합 인터페이스 설계)

  • Kim, Do-Seok;Chung, Hoon-Ju;Lee, Yong-Hwan
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.4 no.1
    • /
    • pp.68-75
    • /
    • 2011
  • The performance of peripheral devices is improving rapidly to meet the needs of users for multimedia data. Therefore, the peripheral interface with wide bandwidth and high transmission rate becomes necessary to handle large amounts of data in real time for multiple high-performance devices. PCI Express is a fast serial interface with the use of packets that are compatible with previous PCI and PCI-X. In this paper, we design and verify general peripheral interface using serial link. It includes two kinds of traffic class (TC) labels which are mapped to virtual channels (VC). The design adopts TC/VC mapping and the scheme of arbitration by priority. The design uses a packet which can be transmitted through up to four transmission lanes. The design of general peripheral interface is described in Verilog HDL and verified using ModelSim. For FPGA verification, Xilinx ISE and SPARTAN XC3S400 are used.We used Synopsys Design Compiler as a synthesis tool and the used library was MagnaChip 0.35um technology.

A Smart Set-Pruning Trie for Packet Classification (패킷 분류를 위한 스마트 셋-프루닝 트라이)

  • Min, Seh-Won;Lee, Na-Ra;Lim, Hye-Sook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.11B
    • /
    • pp.1285-1296
    • /
    • 2011
  • Packet classification is one of the basic and important functions of the Internet routers, and it became more important along with new emerging application programs requiring real-time transmission. Since packet classification should be accomplished in line-speed on each incoming input packet for multiple header fields, it becomes one of the challenges in designing Internet routers. Various packet classification algorithms have been proposed to provide the high-speed packet classification. Hierarchical approach achieves effective packet classification performance by significantly narrowing down the search space whenever a field lookup is completed. However, hierarchical approach involves back-tracking problem. In order to solve the problem, set-pruning trie and grid-of-trie algorithms are proposed. However, the algorithm either causes excessive node duplication or heavy pre-computation. In this paper, we propose a smart set-pruning trie which reduces the number of node duplication in the set-pruning trie by the simple merging of the lower-level tries. Simulation result shows that the proposed trie has the reduced number of copied nodes by 2-8% compared with the set-pruning trie.

A Study on Buffer and Shared Memory Optimization for Multi-Processor System (다중 프로세서 시스템에서의 버퍼 및 공유 메모리 최적화 연구)

  • Kim, Jong-Su;Mun, Jong-Uk;Im, Gang-Bin;Jeong, Gi-Hyeon;Choe, Gyeong-Hui
    • The KIPS Transactions:PartA
    • /
    • v.9A no.2
    • /
    • pp.147-162
    • /
    • 2002
  • Multi-processor system with fast I/O devices improves processing performance and reduces the bottleneck by I/O concentration. In the system, the Performance influenced by shared memory used for exchanging data between processors varies with configuration and utilization. This paper suggests a prediction model for buffer and shared memory optimization under interrupt recognition method using mailbox. Ethernet (IEEE 802.3) packets are used as the input of system and the amount of utilized memory is measured for different network bandwidth and burstiness. Some empirical studies show that the amount of buffer and shared memory varies with packet concentration rate as well as I/O bandwidth. And the studies also show the correlation between two memories.

Forwarding Equivalence Class for Broadcasting on MPLS network (MPLS망에서 브로드캐스팅을 위한 포워딩 동일 클래스)

  • 최현경;박창민;김상하
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 1998.10a
    • /
    • pp.386-388
    • /
    • 1998
  • Multiprotocol Label Switching(MPLS)는 기존 인터넷 라우팅에서 사용하는 longest prefix match 방식 대신에 short label exact match 방식을 사용함으로써 더 단순한 고속 포워딩 기술을 제공한다. 또한, 동일한 Forwarding Equivalence Class(FEC)에속하는 플로우들을 합성하여 하나의 레이블을 사용하는 방법 즉, Multipoint-to-point Tree(MPT)를 형성함으로써 확장설을 향상시켰다. 본 논문에선 현재 이슈가 괴고 있는 "IP address prefix"와 "host LSP"의 FEC타입과는 전송방식이 다른 브로드캐스팅을 위한"broadcast"FEC 타입을 제안하였으며, 브로드캐스트 패킷을 전송하는데 있어서 각각의Label Switched Path(LSP)제어 방식을 사용할 경우의 문제점을 분석하고, 유니캐스팅과 브로드캐스팅의 서로 다른 레이블 할당방식으로 인한 레이블 충돌을 해결하기 위해서 레이블 범위를 분류하여 사용하는 방식을 제안한다.해서 레이블 범위를 분류하여 사용하는 방식을 제안한다.

  • PDF