• Title/Summary/Keyword: 고속전송

Search Result 1,476, Processing Time 0.028 seconds

On the Performance Analysis of Coherent Bandwidth in Underwater Channel Environments Using Beamforming Technologies Based on the Use of Measurement Data (측정 데이터를 이용한 빔형성기의 적용에 의한 수중 채널 환경에서의 상관 대역폭 분석)

  • Kim, Min-Sang;Cho, Dae-Young;Kim, Kye-Won;Lee, Tae-Seok;Park, Jong-Won;Lim, Yong-Gon;Ko, Hak-Lim
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.15 no.4
    • /
    • pp.162-168
    • /
    • 2014
  • The OFDM system have been widely studied for the purpose of increasing data rate with more reliable communications in underwater channel environments. And it is possible only when the sub-carrier's bandwidth is smaller than the coherence bandwidth of channel in the underwater OFDM communication system. However, the size of the FFT for the OFDM system will be increased because the coherence bandwidth is as small as several tens of Hz in real underwater channel environments. Also, It is necessary to add a CP having a length longer than the rms delay spread of a channel. So the complexity of the system is increased and the data efficiency is reduced. Therefore, in this paper, we have studied the increase of the coherence bandwidth by adapting the beamforming technologies. To do this, we have collected data from real underwater channel environments and analyzed the coherence bandwidth when adapting the beamforming technologies. Analyzing the experimental data show that the coherence bandwidth by the beamforming technologies in underwater channel environments was greatly increased compared to that of a single sensor.

Performance Analysis of The CCITT X.25 Protocol (X. 25 Protocol의 성능 분석)

  • 최준균;은종관
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.11 no.1
    • /
    • pp.25-39
    • /
    • 1986
  • In this paper, we analyze the performance, particularly the flow control mechanism, of the CCITT X.25 protocol in a packet-switched network. In this analysis, we consider the link and packet layers separately, and investigate the performance in three measures; normalized channel throughput, mean transmission time, and transmission efficiency. Each of these measures is formulated in terms of given protocol parameters such as windos size, $T_1$ and $T_2$ values, message length, and so forth. We model the service procedure of the inpur traffic based on the flow control mechanism of the X.25 protocol, and investigate the mechanism of the sliding window flow control with the piggybacked acknowlodgment scheme using a discrete-time Markov chain model. With this model, we study the effect of variation of the protoccol parameters on the performance of the X.25 protocol. From the numerical results of this analysis one can select the optimal valuse of the protocol parameters for different channel environments. it has been found that to maintain the trasnmission capacity satisfactorily, the window size must be greater than or equal to 7 in a high-speed channel. The time-out value, $T_1$, must carefully be selected in a noisy channel. In a normal condition, it should be in the order of ls. The value of $T_2$ has some effect on the transmission efficiency, but is not critical.

  • PDF

Accelerating GPU-based Volume Ray-casting Using Brick Vertex (브릭 정점을 이용한 GPU 기반 볼륨 광선투사법 가속화)

  • Chae, Su-Pyeong;Shin, Byeong-Seok
    • Journal of the Korea Computer Graphics Society
    • /
    • v.17 no.3
    • /
    • pp.1-7
    • /
    • 2011
  • Recently, various researches have been proposed to accelerate GPU-based volume ray-casting. However, those researches may cause several problems such as bottleneck of data transmission between CPU and GPU, requirement of additional video memory for hierarchical structure and increase of processing time whenever opacity transfer function changes. In this paper, we propose an efficient GPU-based empty space skipping technique to solve these problems. We store maximum density in a brick of volume dataset on a vertex element. Then we delete vertices regarded as transparent one by opacity transfer function in geometry shader. Remaining vertices are used to generate bounding boxes of non-transparent area that helps the ray to traverse efficiently. Although these vertices are independent on viewing condition they need to be reproduced when opacity transfer function changes. Our technique provides fast generation of opaque vertices for interactive processing since the generation stage of the opaque vertices is running in GPU pipeline. The rendering results of our algorithm are identical to the that of general GPU ray-casting, but the performance can be up to more than 10 times faster.

A Multipath Delay Time Detection Method For $\frac{\pi}{4}$ Shift QPSK Modulation Under The Frequency Selective Fading Environment (주파수 선택성 페이딩 환경하에서 $\frac{\pi}{4}$ shift QPSK 변조방식에 대한 다중파의 시간지역 검출법 제안)

  • 조병진;김대영
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.16 no.10
    • /
    • pp.941-950
    • /
    • 1991
  • channel is severely degraded by multipath delay time spread. In this paper. We propose a simple multipath delay time detection method, which has a merit of in serviceable, yet simple H/W realizability for $\pi/4$ shift QPSK by detecting cross channel interference. A $\pi/4$ shift QPSK signal originally has quadrature channel(Q-ch) component. Thus in order to measure CCI between in-phase channel(I-ch) and quadrature channel(Q-ch), which closely related to multipath delay time, Frequency doubling scheme(frequency doubler) and differential detector is proposed, which makes $\pi/4$ shift QPSK signal look like BPSK and also makes it possible for CCI to be detected at I-ch detector output. To get an information from time varying I-ch output signal under the multipath lading environment, a method for obtaining the mean of the absolute value$(V_{MABS}(t))$ and another one for obtaining the root mean square value$(V_{RMS}(t))$ of CCI are proposed. Furthermore, a relationship between delay spread and CCI is also analyzed. In order to confirm theoretical results, computer simulation has been carried out under the quasi-static and Reyleigh distributed two ray multipath fading environments. A fairly good result was obtained. However it was also shown that this method is sensitive to bandwidth restriction to some extent. In addition, some idea for a simple hardware realization for the frequency doubler are given.

  • PDF

Host Interface Design for TCP/IP Hardware Accelerator (TCP/IP Hardware Accelerator를 위한 Host Interface의 설계)

  • Jung, Yeo-Jin;Lim, Hye-Sook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.2B
    • /
    • pp.1-10
    • /
    • 2005
  • TCP/IP protocols have been implemented in software program running on CPU in end systems. As the increased demand of fast protocol processing, it is required to implement the protocols in hardware, and Host Interface is responsible for communication between external CPU and the hardware blocks of TCP/IP implementation. The Host Interface follows AMBA AHB specification for the communication with external world. For control flow, the Host Interface behaves as a slave of AMBA AHB. Using internal Command/status Registers, the Host Interface receives commands from CPU and transfers hardware status and header information to CPU. On the other hand, the Host Interface behaves as a master for data flow. Data flow has two directions, Receive Flow and Transmit Flow. In Receive Flow, using internal RxFIFO, the Host Interface reads data from UDP FIFO or TCP buffer and transfers data to external RAM for CPU to read. For Transmit Flow, the Host Interface reads data from external RAM and transfers data to UDP buffer or TCP buffer through internal TxFIFO. TCP/IP hardware blocks generate packets using the data and transmit. Buffer Descriptor is one of the Command/Status Registers, and the information stored in Buffer Descriptor is used for external RAM access. Several testcases are designed to verify TCP/IP functions. The Host Interface is synthesized using the 0.18 micron technology, and it results in 173 K gates including the Command/status Registers and internal FIFOs.

Implementation of Analysis System for H.323 Traffic (H.323 트래픽 분석 시스템의 개발)

  • Lee Sun-Hun;Chung Kwang-Sue
    • The KIPS Transactions:PartC
    • /
    • v.13C no.4 s.107
    • /
    • pp.471-480
    • /
    • 2006
  • Recently, multimedia communication services, such as video conferencing and voice over IP, have been rapidly spread. H.323 is an international standard that specifies the components, protocols and procedures that provide multimedia communication services of real-time audio, video, and data communications over packet networks, including IP based networks. H.323 is applied to many commercial services because it supports various network environments and has a good performance. But communication services based on H.323 may have some problem because of current network trouble or mis-implementation of H.323. The understanding of this problem is a critical issue because it improves the quality of service and is easy to service maintenance. In this paper, we implement the analysis system for H.323 protocol wihch includes H.245, H.225.0, RTP, RTCP, and so on. Tills system is able to capture, parse, and present the H.323 protocol in real-time. Through the operation test and performance evaluation, we prove that our system is a useful to analyze and understand the problems for communication services based on H.323.

Design of Low Voltage 1.8V, Wide Range 50∼500MHz Delay Locked Loop for DDR SDRAM (DDR SDRAM을 위한 저전압 1.8V 광대역 50∼500MHz Delay Locked Loop의 설계)

  • Koo, In-Jae;Chung, Kang-Min
    • The KIPS Transactions:PartA
    • /
    • v.10A no.3
    • /
    • pp.247-254
    • /
    • 2003
  • This paper describes a Delay Locked Loop (DLL) with low supply voltage and wide lock range for Synchronous DRAM which employs Double Data Rate (DDR) technique for faster data transmission. To obtain high resolution and fast lock-on time, a new type of phase detector is designed. The new counter and lock indicator structure are suggested based on the Dual-clock dual-data Flip Flop (DCDD FF). The DCDD FF reduces the size of counter and lock indicator by about 70%. The delay line is composed of coarse and fine units. By the use of fast phase detector, the coarse delay line can detect minute phase difference of 0.2 nsec and below. Aided further by the new type of 3-step vernier fine delay line, this DLL circuit achieves unprecedented timing resolution of 25psec. This DLL spans wide locking range from 500MHz to 500MHz and generates high-speed clocks with fast lock-on time of less than 5 clocks. When designed using 0.25 um CMOS technology with 1.8V supply voltage, the circuit consumes 32mA at 500MHz locked condition. This circuit can be also used for other applications as well, such as synchronization of high frequency communication systems.

Loss Properties of Nano-crystalline Alloy coated as a Resistive Layer (표면 저항층 형성에 의한 나노결정 합금재료의 손실 특성)

  • Kim, Hyun-Sik;Kim, Jong-Ryung;Lee, Geene;Lee, Hae-Yeon;Huh, Jung-Sub;Oh, Young-Woo;Byun, Woo-Bong
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.11a
    • /
    • pp.229-229
    • /
    • 2007
  • 나노결정 합금재료를 전력선 통신 커플러용 자심재료로 응용하기 위해서는 고주파 대역에서의 손실 특성이 제어되어야 한다. 즉 고속 전력선 통신을 위한 자심재료의 투자율 및 완화 주파수 등의 전자기적 특성은 30MHz까지 우수하고 안정적으로 유지되어야 하며, 높은 투자율 및 자속밀도, 공진주파수뿐만 아니라 낮은 전력손실 값을 가져야 한다. 따라서 본 연구에서는 나노결점 합금 리본 표면에 딥 코팅, 졸-겔법, 진공함침 등의 방법을 이용하여 PZT, $TiO_2$$SiO_2$ 등의 산화물 고저항층을 형성시켜 자기적 성질을 유지하면서 고주파 대역의 와전류 손실을 감소시켜 통신용 자심재료로의 응용성을 향상시키고자 하였다. PZT 슬러리의 제타전위 조절을 통해 최적의 분산조건을 얻을 수 있었고, 평균 150nm인 PZT 입자의 초미립자와 가소제, 분산제, 결합제의 첨가조건을 확립할 수 있었다. 딥-코팅은 슬러리 내 유지시간 10초, 인상속도 5mm/min로 30회 반복되었을 때 가정 우수한 특성을 나타내었으며, 고주파 대역에서의 손실 감소효과를 나타내었다. 그리고 졸-겔법에 의해 제조된 슬러리를 이용한 $TiO_2$$SiO_2$ 산화물 저항층 코팅을 통해 금속 알콕사이드의 혼합조건 및 저항층 형성용 슬러리의 제조조건을 확립하였고, 합금 리본표면에 균일하고 우수한 점착력을 가지는 저항층을 형성시킬 수 있었으며, 이에 따른 코어손실의 감소효과를 나타낼 수 있었다. 또한 진공 함침법을 통한 저항층 형성에서, $TiO_2$ 나노분말을 표면 저항층으로 코팅했을 때, 가장 높은 코어손실 감소효과를 나타내었다. 한편, 표면 저항층이 형성된 나노결정 합금으로 제조한 자심재료를 이용하여 전력선 통신용 비접촉식 커플러에의 적용과 시험을 통해 고주파 손실 감소효과에 의한 신호전송 특성과 전류특성을 향상시킬 수 있었다.

  • PDF

The Effects of Electrode Distance on the Formation of $(ZnS)_{1-x}(SiO_2)_x$ Protective Films in Phase Change Optical Disk by R.F. Sputtering Method (R.F. Sputtering 방법에 의한 상변화형 광디스크의 $(ZnS)_{1-x}(SiO_2)_x$ 보호막 형성에 미치는 전극거리의 영향)

  • Lee, Jun-Ho;Kim, Do-Hun
    • Korean Journal of Materials Research
    • /
    • v.9 no.12
    • /
    • pp.1245-1251
    • /
    • 1999
  • Phase-change optical disk very rapid recording, high densification of data, resulting in high feedback rate and good C/N(carrier to noise) ratio of a feedback signal. However, repetitive thermal energy may cause the deformation of a disk or the lowering of an eliminability and a cyclability of the recording. The lowering of the cyclability can be reduced by insertion of thin layer of ZnS-$SiO_2$ dielectric thin film in appropriate disk structure between the upper and lower part of the recording film. Using the Taguchi method, optimum conditions satisfying both the optimized quality characteristic values and the scattering values for film formation were found to be the target R.F. power of 200W, the substrate R.F. power of 20W, the Ar pressure of 6mTorr, and the electrode distance of 6cm. From the refractive index data, the existence of the strong interaction between the electrode distance and Ar pressure was confirmed, and so was the large effect of the electrode distance on transmittance. According to the analysis of TEM and XRD, the closer the electrode distance was, the finer was the grain size due to the high deposition rate. However, the closer electrode distance brought the negative effect on the morphology of the film and caused the reduction of transmittance. AFM and SEM analyses showed that the closer the electrode distance was, the worse was the morphology due to the high rate of the deposition. Under optimum condition, the deposited thin film showed a good morphology and dense microstructure with less defects.

  • PDF

A Study on Lightweight CNN-based Interpolation Method for Satellite Images (위성 영상을 위한 경량화된 CNN 기반의 보간 기술 연구)

  • Kim, Hyun-ho;Seo, Doochun;Jung, JaeHeon;Kim, Yongwoo
    • Korean Journal of Remote Sensing
    • /
    • v.38 no.2
    • /
    • pp.167-177
    • /
    • 2022
  • In order to obtain satellite image products using the image transmitted to the ground station after capturing the satellite images, many image pre/post-processing steps are involved. During the pre/post-processing, when converting from level 1R images to level 1G images, geometric correction is essential. An interpolation method necessary for geometric correction is inevitably used, and the quality of the level 1G images is determined according to the accuracy of the interpolation method. Also, it is crucial to speed up the interpolation algorithm by the level processor. In this paper, we proposed a lightweight CNN-based interpolation method required for geometric correction when converting from level 1R to level 1G. The proposed method doubles the resolution of satellite images and constructs a deep learning network with a lightweight deep convolutional neural network for fast processing speed. In addition, a feature map fusion method capable of improving the image quality of multispectral (MS) bands using panchromatic (PAN) band information was proposed. The images obtained through the proposed interpolation method improved by about 0.4 dB for the PAN image and about 4.9 dB for the MS image in the quantitative peak signal-to-noise ratio (PSNR) index compared to the existing deep learning-based interpolation methods. In addition, it was confirmed that the time required to acquire an image that is twice the resolution of the 36,500×36,500 input image based on the PAN image size is improved by about 1.6 times compared to the existing deep learning-based interpolation method.