정보처리학회논문지A (The KIPS Transactions:PartA)

한국정보처리학회 (Korea Information Processing Society)
권호 표지
DOI QR코드

DOI QR Code

DDR SDRAM을 위한 저전압 1.8V 광대역 50∼500MHz Delay Locked Loop의 설계

Design of Low Voltage 1.8V, Wide Range 50∼500MHz Delay Locked Loop for DDR SDRAM

  • 구인재 (하이닉스 반도체 System-IC SoC설계팀) ;
  • 정강민 (성균관대학교 전기전자컴퓨터공학부)
  • 발행 : 2003.08.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 연구에서 고속 데이터 전송을 위해 Double Data Rate(DDR) 방식을 사용하는 SDRAM에 내장할 수 있는 저전압 광대역 Delay Locked Loop(DLL) 회로를 설계하였다. 고해상도와 빠른 Lock-on 시간을 위하여 새로운 유형의 위상검출기론 설계하였고 카운터 및 Indicator 등 내장회로의 빠른 동작을 위해 Dual-Data Dual-Clock 플립플롭(DCDD FF)에 기반을 둔 설계를 수행하였으며 이 FF을 사용하므로서 소자수를 70% 정도 감소시킬 수 있었다. Delay Line 중에서 Coarse 부분은 0.2ns 이하까지 검출 가능하며 위상오차를 더욱 감소시키고 빠른 Lock-on 기간을 얻기 위해 Fine 부분에 3-step Vernier Line을 설계하였다. 이 방식을 사용한 본 DLL의 위상오차는 매우 적고 25ps 정도이다. 본 DLL의 Locking 범위는 50∼500MHz로 넓으며 5 클럭 이내의 빠른 Locking을 얻을 수 있다. 0.25um CMOS 공정에서 1.8V 공급전압 사용시 소비전류는 500MHZ 주파수에서 32mA이다. 본 DLL은 고주파 통신 시스템의 동기화와 같은 다른 응용면에도 이용할 수 있다.

This paper describes a Delay Locked Loop (DLL) with low supply voltage and wide lock range for Synchronous DRAM which employs Double Data Rate (DDR) technique for faster data transmission. To obtain high resolution and fast lock-on time, a new type of phase detector is designed. The new counter and lock indicator structure are suggested based on the Dual-clock dual-data Flip Flop (DCDD FF). The DCDD FF reduces the size of counter and lock indicator by about 70%. The delay line is composed of coarse and fine units. By the use of fast phase detector, the coarse delay line can detect minute phase difference of 0.2 nsec and below. Aided further by the new type of 3-step vernier fine delay line, this DLL circuit achieves unprecedented timing resolution of 25psec. This DLL spans wide locking range from 500MHz to 500MHz and generates high-speed clocks with fast lock-on time of less than 5 clocks. When designed using 0.25 um CMOS technology with 1.8V supply voltage, the circuit consumes 32mA at 500MHz locked condition. This circuit can be also used for other applications as well, such as synchronization of high frequency communication systems.

키워드

참고문헌

  1. David J. Foley et al., 'COMS DLL-Based 2-V 3.2-ps Jitter 1GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator,' IEEE Journal of solid-State Circuits, Vol.36, Mar., 2001 https://doi.org/10.1109/4.910480
  2. Kuge, S. et al., 'A 0.18-/spl mu/m 256-mb DDR-SRAM with low-cost post-mold tuning method for DLL replica,' IEEE Journal of solid-State Circuits, Vol.35, Nov., 2000 https://doi.org/10.1109/4.881215
  3. Jae Joon Kim et al., 'A low-jitter mixed-mode DLL for high-speed DRAM applications,' IEEE Journal of solid-State Circuits, Vol.35, Oct., 2000 https://doi.org/10.1109/4.871319
  4. Sung Sik Hwang, 'Daul-loop DLL-based clock synchronizer,' Electronics Letters, Vol.36, July, 2000
  5. Guang-Kaai Dehng et al., 'Clock-deskew buffer using a SAR-controlled delay-locked loop,' IEEE Journal of solid-State Circuits, Vol.35, Aug., 2000 https://doi.org/10.1109/4.859501
  6. Yongsam Moon et al., 'An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance,' IEEE Journal of solid-State Circuits, Vol.35, Mar., 2000 https://doi.org/10.1109/4.826820
  7. Dudek P. et al., 'A high-resoultion CMOS time-to-digital converter utilizing a Vernier delay line,' IEEE Journal of solid-State Circuits, Vol.35, Feb., 2000 https://doi.org/10.1109/4.823449
  8. Se-Jun Kim, 'A 34MHz-400MHz Skew Calibrated DLL with Programmable Replica Delay and Dual Loop Architecture,' The 8th Korean Conference on Simiconductors, pp.479-480, Feb., 2000
  9. Sung-Sik Hwang, 'A DLL based 10-320MHz clock synchronizer,' The 2000 IEEE International Symposium on ISCAS 2000 Geneva Proceedings Circuits and Systems, Vol.5, 2000 https://doi.org/10.1109/ISCAS.2000.857415
  10. Foley D.J. et al., 'A 3.3V, 1.6GHz, low-jitter, self-correcting DLL based clock synthesizer in 0.5/spl mu/m CMOS,' The 2000 IEEE International Symposium on ISCAS 2000 Geneva Proceedings Circuits and Systems, Vol.2, 2000 https://doi.org/10.1109/ISCAS.2000.856308
  11. Hamamoto T. et al., 'A skew and jitter suppressed DLL architecture for high frequency DDR SDRAMs,' Symposium on Digest of Technical Papers VLSI Circuits, 2000 https://doi.org/10.1109/VLSIC.2000.852857
  12. Mota M. et al., 'A high-resoultion time interpolator based on a delay locked loop and an RC delay line,' IEEE Journal of solid-State Circuits, Vol.34, Oct., 1999
  13. Garlepp B.W. et al., 'A portable digital DLL for high-speed CMOS interface circuits,' IEEE Journal of solid-State Circuits, Vol.34, May, 1999 https://doi.org/10.1109/4.760373
  14. Feng Lin et al., 'A register-controlled symmetrical DLL for double-data-rate DRAM,' IEEE Journal of solid-State Circuits, Vol.34, Apr., 1999 https://doi.org/10.1109/4.753691
  15. Portmann C. et al., 'A multiple vendor 2.5-V DLL for 1.6-GB/s RDRAMs,' Symposium on Digest of Technical Papers VLSI Circuits, 1999 https://doi.org/10.1109/VLSIC.1999.797268
  16. Yongsam Moon et al., 'A 1Gbps transceiver with receiverend deskewing capability using non-uniform tracked over-sampling and a 250 - 750MHz four-phase DLL,' Symposium on Digest of Technical Papers VLSI Circuits, 1999
  17. Nagavarapu S. et al., 'An asynchronus data recovery/retransmission technique with foreground DLL calibration,' ISCAS '99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, Vol.6, 1999 https://doi.org/10.1109/ISCAS.1999.780168
  18. Yongsam Moon et al., 'A 62.5MHz-250MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells,' Proceedings of the IEEE 1999 Custom Integrated Circuits, 1999