• Title/Summary/Keyword: 고성능 회로

Search Result 431, Processing Time 0.033 seconds

An Integrated Access Control for Sharing of E-Science Grid Resources (유휴 멀티 e-Science 그리드 자원 공유를 위한 통합 자원 접근 제어)

  • Jung, Im-Y.;Jung, Eun-Jin;Yeom, Heon-Y.
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.35 no.9_10
    • /
    • pp.452-465
    • /
    • 2008
  • This paper proposes a light-weight, seamless integrated access control for global e-Science resource sharing. E-Science, based on Grid Computing, was designed to help scientists to remotely control and process the Grid resources such as high-end equipments and remote machines. As many researchers engage in the e-Science Grids, the researchers in a grid often have to wait for or give up use of the Grid resources, even when there are idle resources in other Grids. In this case, provided that proper compensation is given, Grid resource sharing is helpful both for the researchers and the Grids which provide their resources. But, sharing Grid resources globally is not simple, as each e-Science Grid is especially designed for resource sharing in its Virtual Organization(VO) and already has its unique access control policy for its resources. This paper proposes a new integrated access control for e-Science Grid resource sharing. The access control is light-weight without any priori service level agreement(SLA)s among the Grids which share their resources and seamless because the users can use the resources shared as the ones belonging to their Grids without their additional registration to the other Grids.

Development of Remote Control Transmission based on an One-chip Microcomputer in Speed Sprayer asture Plant Genetic Resources (원칩 마이크로 컴퓨터(MCS-51)를 이용(移用)한 스피드 스프레이어의 원격조종(遠隔操縱) 변속장치(變速裝置) 개발(開發))

  • Jang, Ik Joo
    • Current Research on Agriculture and Life Sciences
    • /
    • v.8
    • /
    • pp.107-113
    • /
    • 1990
  • This study was attempted to develop a remote controllable speed sprayer in order to protect an operator from agricultural chemicals. For the purpose of remote controllable transmission was developed by using one chip microcomputer. The following results could be summarized in this study. 1. Remote controllable transmission developed had not made even a single mistake during the test performed 100 times repeat. Thus, it could that this machine was very accurate. 2. One chip microcomputer was made by machine language and its was with in 3 sec's which was the same as human did. 3. One chip microcomputer which was used in the experiment could be widely used to automation of agricultural machinery, since it is smaller and chiper than any other similar ones such as personal computer, lap tap, one board computer. 4. Since, farm tractor has the same type of transmission as this system, it also could be adapted to farm tractors. 5. In this experiment, transmission lever was remote controll were designed to operate simultaneously. Thus, this system developed was more complicate than conventional system. However, by removing this transmission lever and by mounting the remote controll system at the speed sprayer, it would be higher and easier to handle than the conventional one.

  • PDF

A Traffic Pattern Matching Hardware for a Contents Security System (콘텐츠 보안 시스템용 트래픽 패턴 매칭 하드웨어)

  • Choi, Young;Hong, Eun-Kyung;Kim, Tae-Wan;Paek, Seung-Tae;Choi, Il-Hoon;Oh, Hyeong-Cheol
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.46 no.1
    • /
    • pp.88-95
    • /
    • 2009
  • This paper presents a traffic pattern matching hardware that can be used in high performance network applications. The presented hardware is designed for a contents security system which is to block various kinds of information drain or intrusion activities. The hardware consists of two parts: the header lookup and string pattern matching parts. For implementing the header lookup part in hardware, the TCAMs(ternary CAMs) are popularly used. Since the TCAM approach is inefficient in terms of the hardware and memory costs and the power consumption, however, we adopt and modify an alternative approach based on the comparator arrays and the HiCuts tree. Our implementation results, using Xilinx FPGA XC4VSX55, show that our design can reduce the usage of the FPGA slices by about 26%, and the Block RAM by about 58%. In the design of string pattern matching part, we design and use a hashing module based on cellular automata, which is hardware efficient and consumes less power by adaptively changing its configuration to reduce the collision rates.

Erase Group Flash Translation Layer for Multi Block Erase of Fusion Flash Memory (퓨전 플래시 메모리의 다중 블록 삭제를 위한 Erase Croup Flash Translation Layer)

  • Lee, Dong-Hwan;Cho, Won-Hee;Kim, Deok-Hwan
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.46 no.4
    • /
    • pp.21-30
    • /
    • 2009
  • Fusion flash memory such as OneNAND$^{TM}$ is popular as a ubiquitous storage device for embedded systems because it has advantages of NAND and NOR flash memory that it can support large capacity, fast read/write performance and XIP(eXecute-In-Place). Besides, OneNAND$^{TM}$ provides not only advantages of hybrid structure but also multi-block erase function that improves slow erase performance by erasing the multiple blocks simultaneously. But traditional NAND Flash Translation Layer may not fully support it because the garbage collection of traditional FTL only considers a few block as victim block and erases them. In this paper, we propose an Erase Group Flash Translation Layer for improving multi-block erase function. EGFTL uses a superblock scheme for enhancing garbage collection performance and invalid block management to erase multiple blocks simultaneously. Also, it uses clustered hash table to improve the address translation performance of the superblock scheme. The experimental results show that the garbage collection performance of EGFTL is 30% higher than those of traditional FTLs, and the address translation performance of EGFTL is 5% higher than that of Superblock scheme.

An User Controllable Object Audio File Format and Audio Scene Description (사용자 기반 실감 객체 오디오 파일 포맷 및 오디오 장면 묘사 기법)

  • Cho, Choong-Sang;Kim, Je-Woo
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.47 no.5
    • /
    • pp.25-33
    • /
    • 2010
  • Multi-media service has been changed into user based audio services, which service supports actively user's preference and interaction with the users. In the market, multi-media products which can support the highest audio-quality by using lossless audio technology have been released and object audio music which user can select the objects has been serviced. In this paper, we design user's preference information based object audio file format and audio scene description for storage and transmission media. The designed file format is designed based on MPEG-4 file format because high-quality audio codecs in MPEG-4 audio can be easily used and the track of file format can be flexibly controlled depend on the number of the instrument in music. The encoded audio data of each objects and encoded audio scene description by binary encoding that has independent track are packed in a file. The scene description for storage media is consist of full and object scene description, the scene description for transmission media has an essential description for object audio operation and a specific description for real audio sound. The designed file format based simulator is developed and it generates an object audio file with several scene descriptions. Also, the real audio sound is serviced by the interaction with user and the unpacked scene description.

A Study for Frequency Characteristics of Solenoid-Type RF Chip Inductors (크기에 따른 솔레노이드 형태 RF 칩 인덕터의 주파수 특성 연구)

  • Kim, Jae-Wook
    • Journal of IKEEE
    • /
    • v.11 no.4
    • /
    • pp.145-151
    • /
    • 2007
  • In this work, small-size, high-performance solenoid-type RF chip inductors utilizing a low-loss ${Al_2}{O_3}$ core material were investigated. The size of the chip inductors fabricated in this work were $0.86{\times}0.46{\times}0.45m^3$, $1.5{\times}1.0{\times}0.7m^3$, $2.1{\times}1.5{\times}1.0m^3$, and $2.4{\times}2.0{\times}1.4m^3$ and copper (Cu) wire with $27{\sim}40{\mu}m$ diameter was used as the coils. High frequency characteristics of the inductance, quality factor, and impedance of developed inductors were measured using an RF Impedance/Material Analyzer (HP4291B with HP16193A test fixture). It was observed that the developed inductors with the number of turns of 7 have the inductance of 13 to 100nH and exhibit the self-resonant frequency (SRF) of 6.4 to 1.1GHz. The SRF of inductors decreases with increasing the inductance and the inductors have the quality factor of 50 to 80 in the frequency range of 300MHz to 1.3GHz. In this study, small-size solenoid-type RF chip inductors with high inductance and high quality factor were fabricated successfully.

  • PDF

Control Unit Design and Implementation for SIMD Programmable Unified Shader (SIMD 프로그래머블 통합 셰이더를 위한 제어 유닛 설계 및 구현)

  • Kim, Kyeong-Seob;Lee, Yun-Sub;Yu, Byung-Cheol;Jung, Jin-Ha;Choi, Sang-Bang
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.7
    • /
    • pp.37-47
    • /
    • 2011
  • Real picture like high quality computer graphic is widely used in various fields and shader processor, a key part of a graphic processor, has been advanced to programmable unified shader. However, The existing graphic processors have been optimized to commercial algorithms, so development of an algorithm which is not based on it requires an independent shader processor. In this paper, we have designed and implemented a control unit to support high quality 3 dimensional computer graphic image on programmable integrated shader processor. We have done evaluation through functional level simulation of designed control unit. Hardware resource usage rate are measured by implementing directly on FPGA Virtex-4 and execution speed are verified by applying ASIC library. the result of an evaluation shows that the control unit has the commands more about 1.5 times compared to the other shader processors that is a behavior similar to the control unit and with a number of processing units used in a shader processor, compared with the other processors, overall performance of the control unit is improved about 3.1 GFLOPS.

Microelectromechnical system 소자를 위한 박막형 2차 전지용 TEX>$SnO_2$ 음극 박막의 충, 방전 특성 평가

  • 윤영수;전은정;신영화;남상철;조원일
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 1999.07a
    • /
    • pp.50-50
    • /
    • 1999
  • 마이크로 공정을 이용한 초소형 정밀 기계는 공정 기술과 재료 기술의 발전에 의하여 더욱 소형화되고 있으며 특히 기능을 갖는 부분과 이 부분을 제어하는 주변회로의 on-chip화의 요구가 증가되기 시작하였다. 이와 같은 추세에 있어서의 문제점은 초소형 정밀기계 부품 소자의 구동을 위한 에너지원의 개발이다. 즉, 소자의 크기가 작아진 것에 부합되는 초소형의 전지가 필요하게 된 것이다. 따라서 보다 완전한 초소형 정밀 기계 및 마이크로 소자의 구현을 위하여 마이크로 소자와 혼성 (Hybrid) 되어 이용될 수 있는 고성능 및 초소형의 전지의 개발이 필수적이다. 초소형 전지의 구현을 위하여 Li계의 2차 전지를 선택하여 이를 박막화하고 반도체 공정을 도입할 수 있다. 이러한 전지를 박막형 2차 전지 또는 박막형 마이크로 전지(thin film Secondary Battery : TFSB or Thin Film Micro-Battery : TFMB)라 하며 이러한 2차 전지는 일반적인 벌크 전지와 동일하게 cathode/Electolyte/Anode의 구조를 갖는다. 박막의 특성상 전해질은 고상의 물질을 사용하는 것이 벌크형 2차 전지와 다른 점이다. TFSB의 성능은 주로 cathode에 의하여 결정되며 지금까지 많은 cathode 물질에 대한 연구 보고가 발표되고 있다. 반도체 공정을 이용한 TFMB의 제작시 무엇보다 중요한 점은 우수한 고상 전해질 및 anode 물질의 선택에 있다. 최근에 2차 전지를 위한 carbon계 anode를 대체할 수 있는 SnO에 대한 보고가 있는데 이는 한 개의 Sn 원자당 2개 이사의 Li가 반응하여 높은 용량을 갖는 전지의 제작이 가능하기 때문이다. Sno2의 anode는 매우 높은 충전용량을 갖는데 첫 번째 방전시에 Li2O를 생성하여 비가역적 반응을 나타내고 계속되는 충방전 동안 Li-Sn 합금이 생성되어 2차전지의 가역적 반응을 가능하게 한다. SnO2 는 대기중에서 Li 금속보다 안정하기 때문에 전지의 제작 공정 및 사용 면에서 매우 우수한 물질이지만 아직까지 SnO2 구조적 특성과 전지의 충, 방전 특성에 대한 관계의 규명을 위한 정확한 정설은 제시되고 있지 못하다. 본 연구에서는 TFSB anode 물질로써 SnOx박막을 상온에서 여러 전도성 콜렉터 위에 증착하여 그 충, 방전 특성을 보고하였다. 증착된 SnOx박막의 표면은 SEM, AFM으로 분석하였으며 구조의 분석은 XR와 Auger electron spectroscope로 하였다. 충, 방전 특성을 분석하기 위하여 리늄 foil을 대극과 참조 전극으로 하여 EC:DMC=1:1, 1M LiPF6 액체 전해질을 사용한 Half-Cell를 구성하여 100회 이상의 정전류 충, 방전 시험을 행하였다. Half-Cell test 결과 박막의 구조, 콜렉터의 종류 및 Sn/O비에 따라 서로 다른 충, 방전 거동을 나타내었다.

  • PDF

Performance Improvement of Current-mode Device for Digital Audio Processor (디지털 오디오 프로세서용 전류모드 소자의 성능 개선에 관한 연구)

  • Kim, Seong-Kweon;Cho, Ju-Phil;Cha, Jae-Sang
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.8 no.5
    • /
    • pp.35-41
    • /
    • 2008
  • This paper presents the design method of current-mode signal processing for high speed and low power digital audio signal processing. The digital audio processor requires a digital signal processing such as fast Fourier transform (FFT), which has a problem of large power consumption according to the settled point number and high speed operation. Therefore, a current-mode signal processing with a switched Current (SI) circuit was employed to the digital audio signal processing because a limited battery life should be considered for a low power operation. However, current memory that construct a SI circuit has a problem called clock-feedthrough. In this paper, we examine the connection of dummy MOS that is the common solution of clock-feedthrough and are willing to calculate the relation of width between dummy MOS for a proposal of the design methodology for improvement of current memory. As a result of simulation, in case of that the width of memory MOS is 20um, ratio of input current and bias current is 0.3, the relation of width between switch MOS and dummy MOS is $W_{M4}=1.95W_{M3}+1.2$ for the width of switch MOS is 2~5um, it is $W_{M4}=0.92W_{M3}+6.3$ for the width of switch MOS is 5~10um. Then the defined relation of MOS transistors can be a useful design guidance for a high speed low power digital audio processor.

  • PDF

Dependency of Phonon-limited Electron Mobility on Si Thickness in Strained SGOI (Silicon Germanium on Insulator) n-MOSFET (Strained SGOI n-MOSFET에서의 phonon-limited전자이동도의 Si두께 의존성)

  • Shim Tae-Hun;Park Jea-Gun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.9-18
    • /
    • 2005
  • To make high-performance, low-power transistors beyond the technology node of 60 nm complementary metal-oxide-semiconductor field-effect transistors(C-MOSFETs) possible, the effect of electron mobility of the thickness of strained Si grown on a relaxed SiGe/SiO2/Si was investigated from the viewpoint of mobility enhancement via two approaches. First the parameters for the inter-valley phonon scattering model were optimized. Second, theoretical calculation of the electronic states of the two-fold and four-fold valleys in the strained Si inversion layer were performed, including such characteristics as the energy band diagrams, electron populations, electron concentrations, phonon scattering rate, and phonon-limited electron mobility. The electron mobility in an silicon germanium on insulator(SGOI) n-MOSFET was observed to be about 1.5 to 1.7 times higher than that of a conventional silicon on insulator(SOI) n-MOSFET over the whole range of Si thickness in the SOI structure. This trend was good consistent with our experimental results. In Particular, it was observed that when the strained Si thickness was decreased below 10 nm, the phonon-limited electron mobility in an SGOI n-MOSFT with a Si channel thickness of less than 6 nm differed significantly from that of the conventional SOI n-MOSFET. It can be attributed this difference that some electrons in the strained SGOI n-MOSFET inversion layer tunnelled into the SiGe layer, whereas carrier confinement occurred in the conventional SOI n-MOSFET. In addition, we confirmed that in the Si thickness range of from 10 nm to 3 nm the Phonon-limited electron mobility in an SGOI n-MOSFET was governed by the inter-valley Phonon scattering rate. This result indicates that a fully depleted C-MOSFET with a channel length of less than 15 m should be fabricated on an strained Si SGOI structure in order to obtain a higher drain current.