Browse > Article

Control Unit Design and Implementation for SIMD Programmable Unified Shader  

Kim, Kyeong-Seob (Dept. of Electronic Engineering, Inha University)
Lee, Yun-Sub (Dept. of Electronic Engineering, Inha University)
Yu, Byung-Cheol (Dept. of Electronic Engineering, Inha University)
Jung, Jin-Ha (Dept. of Electronic Engineering, Inha University)
Choi, Sang-Bang (Dept. of Electronic Engineering, Inha University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.48, no.7, 2011 , pp. 37-47 More about this Journal
Abstract
Real picture like high quality computer graphic is widely used in various fields and shader processor, a key part of a graphic processor, has been advanced to programmable unified shader. However, The existing graphic processors have been optimized to commercial algorithms, so development of an algorithm which is not based on it requires an independent shader processor. In this paper, we have designed and implemented a control unit to support high quality 3 dimensional computer graphic image on programmable integrated shader processor. We have done evaluation through functional level simulation of designed control unit. Hardware resource usage rate are measured by implementing directly on FPGA Virtex-4 and execution speed are verified by applying ASIC library. the result of an evaluation shows that the control unit has the commands more about 1.5 times compared to the other shader processors that is a behavior similar to the control unit and with a number of processing units used in a shader processor, compared with the other processors, overall performance of the control unit is improved about 3.1 GFLOPS.
Keywords
Graphic processor; SIMD; DirectX shader model; HDL; FPGA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Microsoft MSDN, Vertex/Pixel Shader 3.0.
2 T. A. Moller and E. Haines, "Real-Time Rendering", A. K. Peters, 2002.
3 B. Gooch and A. Gooch, "Non-Photorealistic Rendering", A. K. Peters, Natick, MA, 2001.
4 J. Jeong, "A Proposal of 3D Graphics Rendering Hardware Using Parallel Processing", Master Thesis, Yonsei University, Dec. 2001.
5 B. Khailany, "Imagine: Media Processing with Streams", IEEE Micro, vol. 21, no. 2, pp. 35-46, Mar. 2001.   DOI   ScienceOn
6 I. Buck, et al., "Brook for GPUs: Stream Computing on Graphics Hardware", in proceedings of ACM SIGGRAPH, 2004.
7 V. Moya, C. Gonzalez, J. Roca, A. Fernandez, and R. Espasa, "Shader Performance Analysis On a Modern GPU Architecture," in proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecuture(MICRO`05), pp. 355-364, Nov. 2005.
8 http://www.amd.com/us/products/Pages/graphics.aspx.
9 A. Watt, "3D Computer Graphics Third Edition", ADDISON WESLEY, 2000.
10 W. K. Jeong, "A SIMD-DSP/FPU for High-Performance Embedded Microprocessors", Phd Thesis, Yonsei University, Dec. 2002.
11 B. Atabek and A. Kimar, "Implementability of Shading Models for Current Game Engines", ICCES, pp. 427-432, 2008.
12 K. Chung, C. Yu, D. Kim, and L. Kim, "Tessellation-Enabled Shader for a Bandwidth-Limited 3D Graphics Engine", IEEE CICC, pp. 367-370, 2008.
13 Foley, van Dam. Feiner, Hughes, Computer Graphics Principle and Practice, Addison & Wesley, 1996.
14 J. L. Hennessy and D. A. Patterson, "Computer Architecture, A Quantitative Approach, Fourth Edition", Elsevier, Sep. 2006.
15 Texas Instruments, "TMS320C6713, TMS320C6713 Floating-Point Digital Signal Processors," sprs186c-december 2001-revised march 2003, Mar. 2003.