• Journal of KIISE:Computer Systems and Theory
• /
• v.36 no.6
• /
• pp.511-520
• /
• 2009

In this paper, we present a new iso-density surface reconstruction scheme based on a hierarchy on the input volume data and the output mesh data. From the input volume data, we construct a hierarchy of volumes, called a volume pyramid, based on a 3D dilation filter. After constructing the volume pyramid, we extract a coarse base mesh from the coarsest resolution of the pyramid with the Cell-boundary representation scheme. We iteratively fit this mesh to the iso-points extracted from the volume data under O(3)-adjacency constraint. For the surface fitting, the shrinking process and the smoothing process are adopted as in the SWIS (Shrink-wrapped isosurface) algorithm[6], and we subdivide the mesh to be able to reconstruct fine detail of the isosurface. The advantage of our method is that it generates a mesh which can be utilized by several multiresolution algorithms such as compression and progressive transmission.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.41 no.1
• /
• pp.51-57
• /
• 2016

This paper describes the physical layer modem structure of Giga KOREA 5G system which is being developed by ETRI as a 5G telecommunications prototype. The objective of Giga KOREA 5G system is supporting maximum 100 Gbps data rate for each cell with wide-bandwidth baseband station and mobile station prototypes in mmWave (10~40 GHz) environment. To achieve this objective, its physical layer is composed of high performance baseband station as well as mobile station and their OFDM TDD modems. The important features of Giga KOREA 5G physical layer are carrier aggregation, multiple receiving beam searching in mobile station, high data rate channel encoder and decoder and high speed modulation and demodulation functions.

• The Proceeding of the Korean Institute of Electromagnetic Engineering and Science
• /
• v.17 no.2 s.58
• /
• pp.38-49
• /
• 2006

In order to increase the spectrum efficiency, recently, there is the number of studies for CR technology. For instance, IEEE 802.22 WRAN(Wireless Regional Area Network) WG considered the CR technology as a solution of WRAN system to serve the high speed internet service(1.5 Mbps down stream and 384 kbps up stream) in 100 km overall coverage and 54 MHz-746 MHz band. Basically, in MAC point of view, the WRAN system have been standardizing based on the IEEE 802.16 MAC layer features such as Data transmission method, QoS provision and Bandwidth request schemes. Additionally, the WRAN system further include CR nature functions such as incumbent user protection, self coexistence which would be importantly considered. Also, the inherent WRAN functions are added such as channel bonding and fractional bandwidth usage. This paper mainly explained frame structure, IU protection, self coexistence which are key functions of WRAN system. Finally, in this paper, we expressed a prospect of IEEE 802.22 WRAN standardization.

• 제어로봇시스템학회:학술대회논문집
• /
• 1991.10a
• /
• pp.589-594
• /
• 1991

Group Technology (GT) is a technique for identifying and bringing together related or similar components in a production process in order to take advantage of their similarities by making use of, for example, the inherent economies of flow production methods. The process of identification, from large variety and total of components, of the part families requiring similar manufacturing operations and forming the associated groups of machines is referred as 'machine-component grouping'. First part of this paper is devoted to describing a hierarchical divisive algorithm based on graph theory to find the natural part families. The objective is to form components into part families such that the degree of inter-relations is high among components within the same part family and low between components of different part families. Second part of this paper focuses on establishing cell design procedures. The aim is to create cells in which the most expensive and important machines-called key machine - have a reasonably high utilization and the machines should be allocated to minimize the intercell movement of machine loads. To fulfil the above objectives, 0-1 integer programming model is developed and the solution procedures are found. Next an attempt is made to test the feasibility of the proposed method. Several different problems appearing in the literature are chosen and the results air briefly showed.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.5
• /
• pp.369-378
• /
• 2003

This paper presents design and VLSI implementations of a reassembly processor for ATM/AAL. The assembly processor is responsible for processing ATM cells from the receive physical interface. It controls the transfer of the AAL payload to host memory and performs all necessary SAR and CPCS checks. We propose the improved structure of cell identification algorithm and smart scatter method for host memory management. The proposed cell identification algorithm quickly locates the appropriate reassembly VC table based on the received VPI./VCI channel value in the ATM header. The cell identification algorithm also allow complete freedom in assignment of VCI/VPI values. The reassembly processor uses a smart scatter method to write cell payload data to host memory. It maintains the scatter operation and controls the incoming DMA block during scatter DMA to host memory. The proposed reassembly processor can perform reassembly checks on AAL. OAM cell. For an AAL5 connection, only CPCS checks, including the CRC32, are performed. In this paper, we proposed a practical reassembly architecture. The design of reassembly processor has become feasible using 0.6${\mu}{\textrm}{m}$ CMOS gate array technology.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.4 no.1
• /
• pp.3-15
• /
• 2000

As an OLT in the central office controls up to 64 ONUs in the subscriber area via a passive optical splitter, the hU PON system can accomodate PTTx in a single platform with low cost. To operate the system, it is important to implement an efficient MAC protocol, however, the protocol is currently the further study area in the ITU-T 0.983.1. In this paper, we suggest the MAC protocol which is needed to send cells of ONU to upstream, and based on the ITU-T G.983.1. We survey conventional MAC protocols which are not based on G.983.1, and then formulate the minislot period and length for the grant request and determine the optimal value of each parameter. Also, we suggest a coding scheme for the grant field of the PLOAM cell and the procedure allocating optimal parameters to the ONU.

• Journal of the Korean Institute of Telematics and Electronics S
• /
• v.35S no.11
• /
• pp.19-27
• /
• 1998

To achieve the required services in the next-generation cellular telephone systems, the size of the cell become smaller and/or is of mixed macrocells and microcells. For more efficient system control, We make use of the mobile position and velocity information, provided that the mobility information is relatively accurate. In this paper, we propose an improved version of path-loss measurement algorithm introduced in literature[11]. The microcellular structure with severe multipath fading, reflection and refraction make mobile position and velocity estimation very difficult. In the proposed method, the pre-recorded path-loss informations, called the discrete position data base, are searched to estimate the position. Velocity estimation is obtained as a difference of the position values with respect to the time difference. Moving average filter is applied to smooth the estimated velocity and to reduce the error in the estimates. We also propose a method to simplify system implementation by reducing search area for discrete area database.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.42 no.4 s.334
• /
• pp.21-28
• /
• 2005

SC-FDE (Single Carrier with Frequency-Domain Equalization), one of physical layers of IEEE802.16, is less sensitive to nonlinear power amplifiers than OFDM while its complexity and performance is comparable. The guard interval length in SC-FDE should be greater than the maximal delay spread. While a delay spread is small in most wireless communication environments, a very large delay spread can be possibly encountered in the mountain areas or due to the repeaters. This paper proposes SC-FDE with variable-length guard intervals. In the proposed method the guard interval length can be determined per each cell or per each subscriber stations.

• Journal of the Korea Society of Computer and Information
• /
• v.13 no.4
• /
• pp.151-159
• /
• 2008

Mobile broadband wireless network is emerging as one of the hottest research areas due to technical advances, and the demands of users who wish to enjoy the same network experience on the move. In this paper, we investigate the handover process at the medium access control (MAC) layer in an IEEE 802.16e-based system. In particular, we identify problems concerned with the scan initiation Process called cell reselection and propose a received signal strength (RSS) estimation scheme to dynamically trigger a scanning process. We show how the RSS estimation scheme can timely initiate a scanning process by anticipating RSS values considering scan duration required.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.6
• /
• pp.1107-1114
• /
• 2004

System Packet Interface Level 4 Phase 2(SPI-4.2) is an interface for packet and cell transfer between a physical layer(PHY) device and a link layer device, for aggregate bandwidths of OC-192 ATM and Packet Over Sonet/SDH(POS), as well as 10Gbps Ethernet applications. SPI-4.2 core consists of Tx and Rx modules and supports full duplex communication. Tx module of SPI-4.2 core writes 64-bit data word and 14-bit header information from the user interface into asynchronous FIFO and transmits DDR(Double Data Rate) data over PL4 interface. Rx module of SPI-4.2 core operates in vice versa. Tx and Rx modules of SPI-4.2 core are designed to support maximum 256-channel and control the bandwidth allocation by configuring the calendar memory. Automatic DIP4 and DIP-2 parity generation and checking are implemented within the designed core. The designed core uses Xilinx ISE 5.li tool and is described in VHDL Language and is simulated by Model_SIM 5.6a. The designed core operates at 720Mbps data rate per line, which provides an aggregate bandwidth of 11.52Gbps. SPI-4.2 interface core is suited for line cards in gigabit/terabit routers, and optical cross-connect switches, and SONET/SDH-based transmission systems.