ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Low energy and area efficient quaternary multiplier with carbon nanotube field effect transistors

  • Rahmati, Saeed (Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University) ;
  • Farshidi, Ebrahim (Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz) ;
  • Ganji, Jabbar (Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University)
  • Received : 2020.02.26
  • Accepted : 2020.05.08
  • Published : 2021.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this study, new multiplier and adder method designs with multiplexers are proposed. The designs are based on quaternary logic and a carbon nanotube field-effect transistor (CNTFET). The design utilizes 4 × 4 multiplier blocks. Applying specific rotational functions and unary operators to the quaternary logic reduced the power delay produced (PDP) circuit by 54% and 17.5% in the CNTFETs used in the adder block and by 98.4% and 43.62% in the transistors in the multiplier block, respectively. The proposed 4 × 4 multiplier also reduced the occupied area by 66.05% and increased the speed circuit by 55.59%. The proposed designs are simulated using HSPICE software and 32 nm technology in the Stanford Compact SPICE model for CNTFETs. The simulated results display a significant improvement in the fabrication, average power consumption, speed, and PDP compared to the current bestperforming techniques in the literature. The proposed operators and circuits are evaluated under various operating conditions, and the results demonstrate the stability of the proposed circuits.

Keywords

References

  1. S. Iijima, Helical microtubules of graphitic carbon, Nature 354 (1991), no. 6348, 56-58. https://doi.org/10.1038/354056a0
  2. G. E. Moore, Cramming more components onto integrated circuits, Proc. IEEE 86 (1998), no.1, 82-85. https://doi.org/10.1109/JPROC.1998.658762
  3. J. Guo et al., Carbon nanotube field-effect transistors, Int. J. High Speed Electron. Syst. 16 (2006), no. 4, 897-912. https://doi.org/10.1142/S0129156406004077
  4. T. Temel and A. Morgul, Implementation of multi-valued logic gates using full current-mode CMOS circuits, Analog Integr. Circuits Signal Process. 39 (2004), no. 2, 191-204. https://doi.org/10.1023/B:ALOG.0000024066.66847.89
  5. N. Gupte and A. K. Goel, Study of quaternary logic versus binary logic, in Proc. First Great Lakes Symp. VLSI, (Kalamazoo, MI, USA), Mar. 1991, pp. 336-337.
  6. E. Abiri, A. Darabi, and S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications, Comput. Electrical Eng. 69 (2018), 142-157. https://doi.org/10.1016/j.compeleceng.2018.05.019
  7. F. Sharifi, M. H. Moaiyeri, and K. Navi, A novel quaternary full adder cell based on nanotechnology, Int. J. Modern Education Comput. Sci. 7 (2015), no. 3, 19-25. https://doi.org/10.5815/ijmecs.2015.03.03
  8. D. Das, A. Banerjee, and V. Prasad, Design of ternary logic circuits using CNTFET, in Proc. Int. Symp. Devices, Circuits Syst., (Howrah, India), Mar. 2018, pp. 1-6.
  9. K. S. Vasundara Patel, and K. Gurumurthy, Design of high performance quaternary adders, Int. J. Comput. Theory Eng. 2 (2010), no. 3, 944-952.
  10. N. W. Umredkar, M. Gaikwad, and D. Dandekar, Review of quaternary adders in voltage mode multi-valued logic, IJCA Special Issue on Recent Trends Eng. Technol. RETRET (2013), 17-21.
  11. C. Vudadha et al., Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers, IEEE Trans. Circuits Syst. I: Regular Paper 65 (2018), no. 12, 4313-4325. https://doi.org/10.1109/tcsi.2018.2838258
  12. S. A. Ebrahimi et al., Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits, Microelectron. J. 53 (2016), 156-166. https://doi.org/10.1016/j.mejo.2016.04.016
  13. M. H. Moaiyeri, K. Navi, and O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits, Circuits, Syst. Signal Process. 31 (2012), no. 5, 1631-1652. https://doi.org/10.1007/s00034-012-9413-2
  14. E. Roosta and S. A. Hosseini, A novel multiplexer-based quaternary full adder in nanoelectronics, Circuits, Syst. Signal Process. 38 (2019), no. 9, 4056-4078. https://doi.org/10.1007/s00034-019-01039-8
  15. F. Sharifi et al., Quaternary full adder cells based on carbon nanotube FETs, J. Computat. Electron. 14 (2015), no. 3, 762-772. https://doi.org/10.1007/s10825-015-0714-0
  16. F. Sharifi et al., Ultra-low-power carbon nanotube FET-based quaternary logic gates, Int. J. Electron. 103 (2016), no. 9, 1524-1537.
  17. B. Srinivasu and K. Sridharan, Carbon nanotube FET-based low-delay and low-power multi-digit adder designs, IET Circuits, Devices Syst. 11 (2016), no. 4, 352-364.
  18. Creating User: Popproject3, available from https://commons,wikimedia.org/wiki/File:WraparoundCNTFET.jpg
  19. C. S. Wallace, A suggestion for a fast multiplier, IEEE Trans. Electron. Comput. EC-13 (1964), no. 1, 14-17. https://doi.org/10.1109/PGEC.1964.263830
  20. S. R. R. Datla and M. A. Thornton, Quaternary voltage-mode logic cells and fixed-point multiplication circuits, in Proc. IEEE Int. Symp. Multiple-Valued Logic (Barcelona, Spain), May 2010, pp. 128-133.
  21. J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors, Ph.D. dissertation, Stanford University, Stanford, CA, USA, 2007.
  22. J. Deng and H.-S. P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-Part II: Full device model and circuit performance benchmarking, IEEE Trans. Electr. Devices 54 (2007), no. 12, 3195-3205. https://doi.org/10.1109/TED.2007.909043