[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.4218/etrij.2020-0045

Low energy and area efficient quaternary multiplier with carbon nanotube field effect transistors

Rahmati, Saeed (Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University)
Farshidi, Ebrahim (Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz)
Ganji, Jabbar (Department of Electrical Engineering, Mahshahr Branch, Islamic Azad University)

Publication Information

ETRI Journal / v.43, no.4, 2021 , pp. 717-727 More about this Journal

Abstract

In this study, new multiplier and adder method designs with multiplexers are proposed. The designs are based on quaternary logic and a carbon nanotube field-effect transistor (CNTFET). The design utilizes 4 × 4 multiplier blocks. Applying specific rotational functions and unary operators to the quaternary logic reduced the power delay produced (PDP) circuit by 54% and 17.5% in the CNTFETs used in the adder block and by 98.4% and 43.62% in the transistors in the multiplier block, respectively. The proposed 4 × 4 multiplier also reduced the occupied area by 66.05% and increased the speed circuit by 55.59%. The proposed designs are simulated using HSPICE software and 32 nm technology in the Stanford Compact SPICE model for CNTFETs. The simulated results display a significant improvement in the fabrication, average power consumption, speed, and PDP compared to the current bestperforming techniques in the literature. The proposed operators and circuits are evaluated under various operating conditions, and the results demonstrate the stability of the proposed circuits.

Keywords

Carbon nano tube; minimum power consumption; multiplier; quaternary logic;

Citations & Related Records

Reference

1	F. Sharifi, M. H. Moaiyeri, and K. Navi, A novel quaternary full adder cell based on nanotechnology, Int. J. Modern Education Comput. Sci. 7 (2015), no. 3, 19-25. DOI
2	D. Das, A. Banerjee, and V. Prasad, Design of ternary logic circuits using CNTFET, in Proc. Int. Symp. Devices, Circuits Syst., (Howrah, India), Mar. 2018, pp. 1-6.
3	N. W. Umredkar, M. Gaikwad, and D. Dandekar, Review of quaternary adders in voltage mode multi-valued logic, IJCA Special Issue on Recent Trends Eng. Technol. RETRET (2013), 17-21.
4	M. H. Moaiyeri, K. Navi, and O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits, Circuits, Syst. Signal Process. 31 (2012), no. 5, 1631-1652. DOI
5	E. Roosta and S. A. Hosseini, A novel multiplexer-based quaternary full adder in nanoelectronics, Circuits, Syst. Signal Process. 38 (2019), no. 9, 4056-4078. DOI
6	B. Srinivasu and K. Sridharan, Carbon nanotube FET-based low-delay and low-power multi-digit adder designs, IET Circuits, Devices Syst. 11 (2016), no. 4, 352-364.
7	S. R. R. Datla and M. A. Thornton, Quaternary voltage-mode logic cells and fixed-point multiplication circuits, in Proc. IEEE Int. Symp. Multiple-Valued Logic (Barcelona, Spain), May 2010, pp. 128-133.
8	F. Sharifi et al., Ultra-low-power carbon nanotube FET-based quaternary logic gates, Int. J. Electron. 103 (2016), no. 9, 1524-1537.
9	G. E. Moore, Cramming more components onto integrated circuits, Proc. IEEE 86 (1998), no.1, 82-85. DOI
10	S. Iijima, Helical microtubules of graphitic carbon, Nature 354 (1991), no. 6348, 56-58. DOI
11	J. Guo et al., Carbon nanotube field-effect transistors, Int. J. High Speed Electron. Syst. 16 (2006), no. 4, 897-912. DOI
12	T. Temel and A. Morgul, Implementation of multi-valued logic gates using full current-mode CMOS circuits, Analog Integr. Circuits Signal Process. 39 (2004), no. 2, 191-204. DOI
13	N. Gupte and A. K. Goel, Study of quaternary logic versus binary logic, in Proc. First Great Lakes Symp. VLSI, (Kalamazoo, MI, USA), Mar. 1991, pp. 336-337.
14	K. S. Vasundara Patel, and K. Gurumurthy, Design of high performance quaternary adders, Int. J. Comput. Theory Eng. 2 (2010), no. 3, 944-952.
15	S. A. Ebrahimi et al., Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits, Microelectron. J. 53 (2016), 156-166. DOI
16	F. Sharifi et al., Quaternary full adder cells based on carbon nanotube FETs, J. Computat. Electron. 14 (2015), no. 3, 762-772. DOI
17	Creating User: Popproject3, available from https://commons,wikimedia.org/wiki/File:WraparoundCNTFET.jpg
18	C. S. Wallace, A suggestion for a fast multiplier, IEEE Trans. Electron. Comput. EC-13 (1964), no. 1, 14-17. DOI
19	J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors, Ph.D. dissertation, Stanford University, Stanford, CA, USA, 2007.
20	J. Deng and H.-S. P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-Part II: Full device model and circuit performance benchmarking, IEEE Trans. Electr. Devices 54 (2007), no. 12, 3195-3205. DOI
21	E. Abiri, A. Darabi, and S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications, Comput. Electrical Eng. 69 (2018), 142-157. DOI
22	C. Vudadha et al., Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers, IEEE Trans. Circuits Syst. I: Regular Paper 65 (2018), no. 12, 4313-4325. DOI