Journal of the Korea Society of Computer and Information (한국컴퓨터정보학회논문지)

Korean Society of Computer Information (한국컴퓨터정보학회)
권호 표지
DOI QR코드

DOI QR Code

Channel Equalization for High-speed applications using MATLAB

  • Kim, Young-Min (Dept. of Mechatronics, Korea Polytechnics University) ;
  • Park, Tae-Jin (Dept. of College of General Education, Silla University)
  • Received : 2018.11.13
  • Accepted : 2019.01.30
  • Published : 2019.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper compared the performance with an overview of channel equalization techniques used in high-speed serial transceivers, including the homogeneous architecture and associated components for the GHz interconnect of backplane and cable channels. It also used the MATLAB tool to present system analysis and simulation results for continuous time equivalent structures. In the case of conventional continuous equalization, high frequency deficits occur due to the use of a comparator that is difficult to implement as well as the low speed limit. In this paper, the channel equalization technique based on the power spectrum analysis of clocks was used to compensate for the frequency loss, and the application of the TX+Channel and TX+Equalizer filters enabled the measurement of attenuation and equivalence without comparators. The application of blender and band-pass filters at high speeds also showed significant effectiveness.

Keywords

CPTSCQ_2019_v24n2_57_f0001.png 이미지

Fig. 1. Normalized impulse response of a 30 inch FR-4 backplane channel[1]

CPTSCQ_2019_v24n2_57_f0002.png 이미지

Fig. 2. Channel-Backplane

CPTSCQ_2019_v24n2_57_f0003.png 이미지

Fig. 3. Performance comparison of NRZ, DB, and PR4 signaling over Tyco channel #1 with data rate of 10.3Gb/s with the worst case NEXT[2]

CPTSCQ_2019_v24n2_57_f0004.png 이미지

Fig. 4. Typical TX pre-emphasis schemes

CPTSCQ_2019_v24n2_57_f0005.png 이미지

Fig. 5. Different Equalization Schemes: (a) LE; (b) DFE; (c) LE+DFE.[2]

CPTSCQ_2019_v24n2_57_f0006.png 이미지

Fig. 6. 5-tap transversal equalizer structures

CPTSCQ_2019_v24n2_57_f0007.png 이미지

Fig. 7. 3rdorder delay Cell

CPTSCQ_2019_v24n2_57_f0008.png 이미지

Fig. 8. Summing Circuit and I/V Converter

CPTSCQ_2019_v24n2_57_f0009.png 이미지

Fig. 9. Classifications of Receiver Equalizers

CPTSCQ_2019_v24n2_57_f0010.png 이미지

Fig. 10. Block Diagram of conventional Continuous-time adaptive Cable equalizer[15]

CPTSCQ_2019_v24n2_57_f0011.png 이미지

Fig. 11. Power vs Frequency

CPTSCQ_2019_v24n2_57_f0012.png 이미지

Fig. 12. input 1Gbps (a) magnitude response vs Frequency (b) eye diagram of after equalization

CPTSCQ_2019_v24n2_57_f0013.png 이미지

Fig. 13. Power spectrum vs Frequency

CPTSCQ_2019_v24n2_57_f0014.png 이미지

Fig. 14. VGA gain A vs Time (us)

CPTSCQ_2019_v24n2_57_f0015.png 이미지

Fig. 15. Transient simulation (a) up part TX+Channel (b) down TX+Channel+Equalizer filter

CPTSCQ_2019_v24n2_57_f0016.png 이미지

Fig. 16. Block Diagram of Continuous-time adaptive Cable equalizer with Clock

CPTSCQ_2019_v24n2_57_f0017.png 이미지

Fig. 17. Power spectrum vs Frequency input and input+channel

CPTSCQ_2019_v24n2_57_f0018.png 이미지

Fig. 18. VGA gain A vs Time (us)

CPTSCQ_2019_v24n2_57_f0019.png 이미지

Fig. 19. Transient simulation (a) up part TX+ Channel (b) down TX+Channel+Equalizer filter

CPTSCQ_2019_v24n2_57_f0020.png 이미지

Fig. 20. input 1Gbps (a) Eye diagram of Before equalization (b) eye diagram of after equalization

Table 1. System Environment

CPTSCQ_2019_v24n2_57_t0001.png 이미지

Table 2. Value A that depends on type of power detecting filter and their frequency

CPTSCQ_2019_v24n2_57_t0002.png 이미지

References

  1. Charles E. Berndt, Tad A. Kwasniewski: A Review of Common Receive-End Adaptive and Algorithms for a High-Speed Serial Backplane. IWSOC 2005: 149-153
  2. Cathy Ye Liu, LSI Logic "Comparison of Signaling and Equalization Schemes in High Speed SerDes (10-25Gbps)" Designcon 2007, SantaClara,CA
  3. A. Ho, V. Stojanovic, F. Chen, C. Werner, G. Tsang, E. Alon, R. Kollipara, J. Zerbe, and M. A. Horowitz, "Common-mode Backchannel Signaling System for Differential High-speed Links," IEEE Symposium on VLSI Circuits, June 2004.
  4. R. Payne et al., "A 6.25-Gb/s binary transceiver in 0.13-_m CMOS for serial data transmission across high loss legacy backplane channels," IEEE J. Circuits, vol. 40, no. 12, pp. 2646-2657, Dec.2005. https://doi.org/10.1109/JSSC.2005.856583
  5. T. Beukema et al., "A 6.4-Gb/s CMOS serDes core with feed-forward and decision-feedback equalization," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2633-2645, Dec. 2005. https://doi.org/10.1109/JSSC.2005.856584
  6. K. Krishna, D. A. Yokoyama-Martin, S. Wolfer, C. Jones, M. Loikkanen, J. Parker, R. Segelken, J. L. Sonntag, J. Stonick, S. Titus, and D. Weinlader, "A multigigabit backplane transceiver core in 0.13 _m CMOS for serial data transmission across high loss legacy backplane channels," IEEE J. Solid-State Circuits, pp. 2658-2666, Dec. 2005.
  7. Ravi Kollipara et.al. "Impact of Manufacturing Variations on Backplane System Performance" DesignCon 2005, SantaClara,CA
  8. Jared Zerbe et. al. "Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes" DesignCon 2005, SantaClara,CA
  9. A. Shoval, O. Shoaei, K. Lee, and R. Leonwich, CMOS mixed-signal 100 Mb/s receive architecture for fast ethernet," in Proc. IEEE Custom Integrated Circuits Conf., 1999, pp. 253-256.
  10. M. Altmann, J. M. Caia, R. Morle, M. Dunsmore, Y. Xie, and N. Kocaman, "A low-power CMOS 155 Mb/s transceiver for SONET/SDH over co-ax & fiber," in Proc. IEEE Custom Integrated Circuits Conf., 2001, pp. 127-130.
  11. T. Ellermeyer, U. Langmann, B. Wedding, and W. Pohlmann, "A 10 Gb/s eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver," in Proc. IEEE Int. Solid-State Circuits Conf., 2000, pp. 50-51.
  12. X.F. Lin and J. Liu, "A Digital Power Spectrum Estimation Method for the Adaptation of High-speed Equalizer," IEEE Transactions on Circuits and Systems I, vol. 51, pp. 2436-2443, Dec. 2004. https://doi.org/10.1109/TCSI.2004.838250
  13. D. Hernandez-Garduno, Jose Silva-Martinez, "A CMOS 1Gb/s 5-Tap Transversal Equalizer based on Inductor-Less Third-Order Delay Cells", to be presented in ISSCC Feb. 2007.
  14. S. Gondi, "A 10Gb/s CMOS Adaptive Equalizer for Backplane Applications," IEEE ISSCC Dig. Tech. Papers, Feb.2004, pp. 328-329.
  15. J.-S. Choi et al., "A 0.18um CMOS 3.5Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method," IEEE J. Solid-State Circuits, pp. 419-425, March, 2004.