Journal of Power Electronics

  • 제18권6호
  • /
  • Pages.1650-1658
  • /
  • 2018
  • /
  • 1598-2092(pISSN)
  • /
  • 2093-4718(eISSN)
전력전자학회 (The Korean Institute of Power Electronics)
권호 표지
DOI QR코드

DOI QR Code

A Practical Algorithm for Selective Harmonic Elimination in Five-Level Converters

  • 투고 : 2018.03.28
  • 심사 : 2018.07.15
  • 발행 : 2018.11.20
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Multilevel converters are being widely used in medium-voltage high-power applications including motor drive systems, utility power transmission, and distribution systems. Selective harmonic elimination (SHE) is a well-known modulation method to generate high quality output voltage waveforms. This paper presents a new simple practical method for generating a generalized five-level waveform without selected low order harmonics. This method is based on a phase-shifted expression for the SHE problem, which can analytically calculate the exact values of switching angles and the feasible modulation index range for three-level and five-level waveforms. The proposed method automatically determines the number of transitions between levels and generates proper output waveform without solving complex trigonometric equations. Due to the simplicity of the computational burden, the real-time implementation of the proposed algorithm can be performed by a simple processor. Simulation and experiment results verify the correctness and effectiveness of the proposed method.

키워드

참고문헌

  1. W. Kawamura, K. L. Chen, M. Hagiwara, and H. Akagi, “A low-Speed, high-Torque motor drive using a modular multilevel cascade converter based on triple-star bridge Cells (MMCC-TSBC),” IEEE Trans. Ind. Appl., Vol. 51, No. 5, pp. 3965-3974, Sep./Oct. 2015. https://doi.org/10.1109/TIA.2015.2416130
  2. G. Farivar, B. Hredzak, and V. G. Agelidis, “Decoupled control system for cascaded H-bridge Multilevel converter based STATCOM,” IEEE Trans. Ind. Electron., Vol. 63, No. 5, pp. 322-331, Jan. 2016. https://doi.org/10.1109/TIE.2015.2472358
  3. Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, “Power balance of cascaded H-bridge multilevel converters for large-scale photovoltaic integration,” IEEE Trans. Power Electron., Vol. 31, No. 1, pp. 292-303, Jan. 2016. https://doi.org/10.1109/TPEL.2015.2406315
  4. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B.Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, “Recent advances and industrial applications of multilevel converters,” IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010. https://doi.org/10.1109/TIE.2010.2049719
  5. H. Abu-Rub, J. Holts, J. Rodriguez, and G. Baoming, “Medium voltage multilevel converters, state of the art, challenges and requirements in industrial applications,” IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2581-2596, Aug. 2010. https://doi.org/10.1109/TIE.2010.2043039
  6. Y. Zhang and Y. W. Li, “Investigation and suppression of harmonics interaction in high-power PWM current-source motor drives,” IEEE Trans. Power Electron., Vol. 30, No. 2, pp. 668-679, Feb. 2015. https://doi.org/10.1109/TPEL.2014.2310955
  7. F. Sasongko, K. Sekiguchi, K. Oguma, M. Hagiwara, and H. Akagi, “Theory and experiment on an optimal carrier frequency of a modular multilevel Cascade converter with phase-shifted PWM,” IEEE Trans. Power Electron., Vol. 31, No. 5, pp. 3456-3471, May 2016. https://doi.org/10.1109/TPEL.2015.2464694
  8. Y. Deng, K. H. Teo, C. Duan, T. G. Habetler, and R. G. Harley, “A fast and generalized space vector modulation scheme for multilevel inverters,” IEEE Trans. Power Electron., Vol. 29, No. 10, pp. 5204-5217, Oct. 2014. https://doi.org/10.1109/TPEL.2013.2293734
  9. M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, “A review of multilevel selective harmonic elimination PWM: Formulations, solving Algorithms, implementation and applications,” IEEE Trans. Power Electron., Vol. 30, No. 8, pp. 4091-4106, Aug. 2015. https://doi.org/10.1109/TPEL.2014.2355226
  10. M. Hajizadeh and S. H. Fathi, “Selective harmonic elimination strategy for cascaded H-bridge five-level inverter with arbitrary power sharing among the cells,” IET Power Electron., Vol. 9, No. 1, pp. 95-101, 2016. https://doi.org/10.1049/iet-pel.2014.0966
  11. S. Kundu, A. D. Burman, S.K. Giri, S. Mukherjee, and S. Banerjee, “Comparative study between different optimisation techniques for finding precise switching angle for SHEPWM of three-phase seven-level cascaded H-bridge inverter,” IET Power Electron., Vol. 11, No. 3, pp. 600-609, 2018. https://doi.org/10.1049/iet-pel.2017.0530
  12. A. Perez-Basante, S. Ceballos, G. Konstantinou, J. Pou, J. Andreu, and I. M. de Alegria, “(2N+1) selective harmonic elimination-PWM for modular multilevel converters: a generalized formulation and a circulating current control method,” IEEE Trans. Power Electron., Vol. 33, No. 1, pp. 802-818, Jan. 2018. https://doi.org/10.1109/TPEL.2017.2666847
  13. K. Yang, Q. Zhang, J. Zhang, R. Yuan, Q. Guan, W. Yu, and J. Wang, “Unified selective harmonic elimination for Multilevel Converters,” IEEE Trans. Power Electron., Vol. 32, No. 2, pp. 1579-1590, Feb. 2017. https://doi.org/10.1109/TPEL.2016.2548080
  14. M. G. Hosseini Aghdam, S. H. Fathi, and G. B. Gharehpetian, "Elimination of harmonics in a multi-level inverter with unequal DC sources using the homotopy agorithm," IEEE Int. Symp. Ind. Electron. (ISIE), pp. 578-583, J=2007.
  15. R. Salehi, N. Farokhnia, M. Abedi, and S. H. Fathi, “Elimination of low order harmonics in multilevel inverter using genetic algorithm,” Journal of Power Electronics, Vol. 11, No. 2, pp. 132-139, Mar. 2011. https://doi.org/10.6113/JPE.2011.11.2.132
  16. S. S. Lee, B. Chu, N. R. N. Idris, H. H. Goh, and Y. E. Heng, “Switched-battery boost-multilevel inverter with GA optimized SHEPWM for standalone application,” IEEE Trans. Ind. Electron., Vol. 63, No. 4, pp. 2133-2142, Apr. 2016. https://doi.org/10.1109/TIE.2015.2506626
  17. K. Shen, D. Zhao, J. Mei, L. M. Tolbert, J. Wang, M. Ban, Y. Ji, and X. Cai, “Elimination of harmonics in a modular multilevel converter using particle swarm optimizationbased staircase modulation strategy,” IEEE Trans. Ind. Electron., Vol. 61, No. 10, pp. 5311-5322, Oct. 2014. https://doi.org/10.1109/TIE.2013.2297301
  18. M. Etesami, N. Ghasemi, D. M. Vilathgamuwa, and W. L. Malan, “Particle swarm optimisation-based modified SHE method for cascaded H-bridge multilevel inverters,” IET Power Electron., Vol. 10, No. 1, pp. 18-28, 2017. https://doi.org/10.1049/iet-pel.2015.0864
  19. K. Yang, L. Chen, J. Zhang, J. Hao, and W. Yu, “Parallel resultant elimination algorithm to solve the selective harmonic elimination problem,” IET Power Electron., Vol. 9, No. 1, pp. 71-80, 2016. https://doi.org/10.1049/iet-pel.2015.0070
  20. K. Yang, Q. Zhang, R. Yuan, W. Yu, J. Yuan, and J. Wang, “Selective harmonic elimination with Groebner bases and symmetric polynomials,” IEEE Trans. Power Electron., Vol. 31, No. 4, pp. 2742-2752, Apr. 2016. https://doi.org/10.1109/TPEL.2015.2447555
  21. B. M. Wilamowski and J. D. Irvin, The Industrial Electronics Handbooks Power Electronics and Motor Drives, Taylor and Francis Group, chap. 14, 2011.
  22. C. Buccella, C. Cecati, M. G. Cimoroni, and K. Razi, “Analytical method for pattern generation in five levels cascaded H-bridge inverter using selective harmonics elimination,” IEEE Trans. Ind. Electron., Vol. 61, No. 11, pp. 5811-5819, Nov. 2014. https://doi.org/10.1109/TIE.2014.2308163
  23. A. Abrishamifar, M. Arasteh, and F. Golshan, "A novel method for real-time selective harmonic elimination in fivelevel converters," in proc. 7th IEEE Power Electronics, Drive Systems and Technologies Conference (PEDSTC), 2016.
  24. F. Golshan, A. Abrishamifar, and M. Arasteh, “A novel analytical method for selective harmonic elimination problem in Five-Level converters,” Journal of Power Electronics, Vol. 17, No. 4, pp. 914-922, Jul. 2017. https://doi.org/10.6113/JPE.2017.17.4.914
  25. M. Ahmed, A. Sheir, and M. Orabi, “Real-time solution and implementation of selective harmonic elimination of seven-level multilevel inverter,” IEEE J. Emerg. Sel. Topics Power Electron., Vol. 5, No. 4, pp. 1700-1709, Dec. 2017. https://doi.org/10.1109/JESTPE.2017.2746760