Journal of Sensor Science and Technology (센서학회지)

The Korean Sensors Society (한국센서학회)
권호 표지
DOI QR코드

DOI QR Code

A 15b High Resolution Hybrid A/D Converter with On-Chip Filter

내장 필터를 갖는 15b 고해상도 혼합형 A/D 변환기

  • An, Kyung-Chan (Dept. of Electronics Engineering, Seokyeong Unversity) ;
  • Lim, Shin-Il (Dept. of Electronics Engineering, Seokyeong Unversity)
  • Received : 2017.09.15
  • Accepted : 2017.09.20
  • Published : 2017.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose a high resolution A/D converter for a sensor interface that processes low frequency AC signals. A 6b SAR ADC with low power consumption and a 11b incremental ADC with high resolution are combined together to perform 15b resolution. Conventional hybrid ADC has a disadvantage that it can convert t only DC signal, but in this paper, it is possible to convert data to AC signal by increasing input range of incremental ADC. The decimation filter is implemented on-chip. The designed Hybrid ADC operates at supply voltage of 1.8V and consumes the current of 6.98uA. The OSR (oversampling ratio) is 90. And SFDR, SNDR, ENOB and FoMs are 96.59dB, 88.47dB, 14.4-bit and 139.5dB, respectively.

Keywords

References

  1. K. Souri, Y. Chae, and K. A. A. Makinwa, "A CMOS temperature sensor with a voltage- calibrated inaccuracy of $0.15^{\circ}C()$ from -55 C to 125 C," IEEE J. of Solid-State Circuits, Vol. 48, No. 1, pp.292-301, Jan. 2013. https://doi.org/10.1109/JSSC.2012.2214831
  2. Y. Chae, J. Cheon, S. Lim, M. Kwon, K. Yoo, W. Jung, D.-H. Lee, S. Ham, and G. Han, "A 2.1 Mpixels 120 frame/s CMOS image sensor with column-parallel ${\Sigma}{\Delta}$ ADC architecture," IEEE J. Solid-State Circuits, Vol. 44, No. 2, pp. 236-247, Jan. 2011.
  3. J. Robert, G. C. Temes, V. Valencic, R. Dessoulavy and P. Deval, "A 16-bit low-voltage CMOS A/D converter," IEEE J. of Solid-State Circuits, Vol. 22, No. 2, pp. 157-163, April 1987. https://doi.org/10.1109/JSSC.1987.1052697
  4. Chae Youngcheol, Kamran Souri, and Kofi A. A. Makinwa, "A 6.3uW 20bit Incremental Zoom-ADC with 6ppm INL and 1uV Offset," IEEE J. of Solid-State Circuits, Vol. 48, No. 12, pp. 3019-3027, Dec. 2013. https://doi.org/10.1109/JSSC.2013.2278737
  5. R. Wu, Y. Chae, J. H. Huijsing, and K. A. A. Makinwa, "A 20-b 40mV range read-out IC with 50-nV offset and 0.04% gain error for bridge transducers," IEEE J. Solid-State Circuits, Vol. 47, No. 9, pp.2152-2163, Sept. 2012. https://doi.org/10.1109/JSSC.2012.2197929
  6. Burak Gonen, Fabio Sebastiano, Robert van Veldhoven and Kofi A. A. Makinwa, "A 1.65mW 0.16mm2 Dynamic Zoom-ADC with 107.5dB DR in 20 kHz BW," IEEE ISSCC' 2016, pp. 282-284, 2016.
  7. A.Agah, K. Vleugels, P. B.Griffin, M. Ronaghi, J. D. Plummer, and B. A.Wooley, "A high- resolution low-power oversampling ADC with extended-range for bio-sensor arrays," IEEE J. Solid-State Circuits, Vol.45, No. 6, pp. 1099-1110, Jun. 2010. https://doi.org/10.1109/JSSC.2010.2048493