한국정보통신학회논문지 (Journal of the Korea Institute of Information and Communication Engineering)

  • 제21권5호
  • /
  • Pages.869-875
  • /
  • 2017
  • /
  • 2234-4772(pISSN)
  • /
  • 2288-4165(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지
DOI QR코드

DOI QR Code

터널링 전계효과 트랜지스터 4종류 특성 비교

Comparative Investigation on 4 types of Tunnel Field Effect Transistors(TFETs)

  • Shim, Un-Seong (Department of Electronic Engineering, Hankyong National University) ;
  • Ahn, TaeJun (Department of Electrical, Electronic and Control Engineering and IITC, Hankyong National University) ;
  • Yu, YunSeop (Department of Electrical, Electronic and Control Engineering and IITC, Hankyong National University)
  • 투고 : 2016.12.08
  • 심사 : 2017.01.12
  • 발행 : 2017.05.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 연구에서는 TCAD 시뮬레이션을 이용하여 4가지 터널링 전계효과 트랜지스터(Tunnel Field-Effect Transistors; TFETs) 구조에 따른 특성을 조사하였다. 단일게이트 TFET(SG-TFET), 이중게이트 TFET(DG-TFET), L-shaped TFET(L-TFET), Pocket-TFET(P-TFET)의 4가지 TFET를 유전율과 채널 길이를 변화함에 따라서 드레인 전류-게이트전압 특성을 시뮬레이션해서 문턱전압이하 스윙(Subthreshold Swing; SS)과 구동 전류(On-current)면에서 비교하였다. 고유전율을 가지며 라인 터널링을 이용하는 L-TFET 구조와 P-TFET 구조가 포인트 터널링을 이용하는 SG-TFET와 DG-TFET보다 구동전류면에서 10배 이상 증가하였고, SS면에서 20 mV/dec이상 감소하였다. 특히, 고유전율을 가진 P-TFET의 주 전류 메카니즘이 포인트 터널링에서 라인터널링으로 변화하는 험프현상이 사라지면서 SS가 매우 향상되는 것을 보였다. 4가지 TFET 구조의 분석을 통해 포인트터널링을 줄이고 라인터널링을 강조하는 새로운 TFET 구조의 가이드 라인을 제시한다.

Using TCAD simulation, performances of tunnel field-effect transistors (TFETs) was investigated. Drain current-gate voltage types of TFET structure such as single-gate TFET (SG-TFET), double-gate TFET (DG-TFET), L-shaped TFET (L-TFET), and Pocket-TFET (P-TFET) are simulated, and then as dielectric constant of gate oxide and channel length are varied their subthreshold swing (SS) and on-current ($I_{on}$) are compared. On-currents and subthreshold swings of the L-TFET and P-TFET structures with high electric constant and line tunneling were 10 times and 20 mV/dec more than those of the SG-TFET and DG-TFET using point tunneling, respectively. Especially, it is shown that hump effect which dominant current element changes from point tunneling to line tunneling, is disappeared in P-TFET with high-k gate oxide such as $HfO_2$. The analysis of 4 types of TFET structure provides guidelines for the design of new types of TFET structure which concentrate on line tunneling by minimizing point tunneling.

키워드

참고문헌

  1. International Technology Roadmap for Semiconductors [Online]. Available: http://www.itrs.net/
  2. D. Hisamoto, W. -C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, C. Hu, "FinFet- a self-aligned double-gate MOSFET scalable to 20nm," IEEE Trans. Electron Devices, vol. 47, no. 12, pp. 2320-2325, Dec. 2000. https://doi.org/10.1109/16.887014
  3. K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, "I-MOS:a novel semiconductor device with a subthreshold slope lower than kT/q," in IEDM Tech. Dig, 2002, pp. 289.
  4. M. J. Lee and W. Y. Choi, "Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs)," Solid State Electron., vol. 63, no. 1, pp. 110-114, Sept. 2011. https://doi.org/10.1016/j.sse.2011.05.008
  5. P. -F. Wang, K. Hilsenbeck, T. Nirschl, M. Oswald, C. Stepper, M. Weiss, D.Schmitt-Landsiedel, and W. Hansch, "Complementary tunneling transistor for low power applications," Solid State Electron., vol. 48, no. 12, pp. 22812286, May 2004.
  6. M. Gholizadeh, S. E. Hosseini, "A 2-D Analytical Model for Double-Gate Tunnel FETs," IEEE Trans. Electron Devices, vol. 61, no. 5, pp. 1494-1500, May 2014. https://doi.org/10.1109/TED.2014.2313037
  7. S. W. Kim, W. Y. Choi, H. Kim, M. C. Sun, H. W. Kim, and B. G. Park, "Investigation on hump effects of L-shaped tunneling field transistors," in Silicon Nanoelectronics Workshop, 2012, pp. 169-170.
  8. R. Jhaveri, V. Nagavarapu, and J. C. S. Woo, "Effect of Pocket Doping and Annealing Schemes on the Source- Pocket Tunnel Field-Effect Transistor," IEEE Trans. Electron Devices, vol. 58, no. 1, pp. 80-86, Jan. 2011. https://doi.org/10.1109/TED.2010.2089525
  9. U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel field-effect transistors: Prospects and challenges," IEEE Journal of the Electron Devices Society vol. 3, no. 3, pp.88-95, May 2015. https://doi.org/10.1109/JEDS.2015.2390591
  10. H. Lu and A. Seabaugh, "Tunnel field-effect transistors: state-of-the-art," IEEE Journal of the Electron Devices Society vol. 2, no. 4, pp.44-49, July 2014. https://doi.org/10.1109/JEDS.2014.2326622
  11. S. W. Kim, W. Y. Choi, M.-C.l Sun, H. W. Kim and B.-G. Park, "Design Guideline of Si-Based L-shaped Tunneling Field-Effect Transistors," Jpn. J. Appl. Phys. vol. 51, no. 6S, pp. 06FE09, June 2012. https://doi.org/10.7567/JJAP.51.06FE09
  12. Atlas User''s Manual, DEVICE SIMULATION SOFTWARE, Silaco. Inc, November 7, 2014.
  13. C. Shen, L.-T. Yang, G. Samudra, Y.-C. Yeo, "A new robust non-local algorithm for band-to-band tunneling simulation and its application to Tunnel-FET," in Solid-State Electronics, vol 57, no. 1, pp.23-30, March 2011. https://doi.org/10.1016/j.sse.2010.10.005
  14. W. G. Vandenberghe, A. S.Verhulst, G. Groeseneken, B. Soree, and W. Magnus, "Analytical model for point and line tunneling in a tunnel field-effect transistor," in Proceeding of International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2008, pp. 137-140.