The Journal of Korean Institute of Communications and Information Sciences (한국통신학회논문지)

The Korean Institute of Commucations and Information Sciences (한국통신학회)
권호 표지
DOI QR코드

DOI QR Code

High-Speed Intra Prediction VLSI Implementation for HEVC

HEVC 용 고속 인트라 예측 VLSI 구현

  • Jo, Hyeonsu (Dongguk University Department of Electronic & Electrical Engineering) ;
  • Hong, Youpyo (Dongguk University Department of Electronic & Electrical Engineering) ;
  • Jang, Hanbeyoul (Dongguk University Department of Electronic & Electrical Engineering)
  • Received : 2016.08.31
  • Accepted : 2016.10.10
  • Published : 2016.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

HEVC (High Efficiency Video Coding) is a recently proposed video compression standard that has a two times greater coding efficiency than previous video compression standards. The key factors of high compression performance and increasement of computational complexity are the various types of block partitions and modes of intra prediction in HEVC. This paper presents an intra prediction hardware architecture for HEVC utilizing pipelining and interleaving techniques to increase the efficiency and performance while reducing the requirement for hardware resources.

HEVC (High Efficiency Video Coding)는 최근에 제안된 비디오 압축 표준으로서 이전의 비디오 압축 표준보다 두 배 이상의 부호화 효율을 가진다. 다양한 종류의 인트라 예측 블록과 모드는 HEVC의 높은 압축 성능과 연산 복잡도 증가의 주요 요인이다. 본 논문은 파이프라인과 인터리빙 기술을 사용하여 하드웨어 자원의 요구조건을 줄이는 반면 효율과 성능은 향상시킨 HEVC 용 인트라 예측 하드웨어 구조를 제시한다.

Keywords

References

  1. J. H. Moon and J. K. Han, "Fast intra prediction mode decision using most probable mode in HEVC," in Proc. KICS Winter Conf., pp. 841-843, Yongpyong, Korea, Feb. 2014.
  2. S. H. Yang, H. J. Shim, D. H. Lee, and B. W. Jeon, "Transform skip mode fast decision method for HEVC encoding," J. KICS, vol. 39, no. 4, pp. 172-179, Apr. 2014.
  3. F. Li, G. Shi, and F. Wu, "An efficient VLSI architecture for 4x4 intra prediction in the high efficiency video coding (HEVC) standard," IEEE Int. Conf. Image Process., pp. 373-376, Brussels, Sept. 2011.
  4. Z. Liu, D. Wang, H. Zhu, and x. Huang, "41.7BN-Pixels/s reconfigurable intra prediction architecture for HEVC 2560x1600 encoder," IEEE Int. Conf. Acoustics, Speech and Sign. Process., pp. 2634-2638, Vancouver, BC, May 2013.
  5. D. Palomino, F. Sampail, L. Agostini, S. Bampi, and A. Susin, "A memory aware and multiplierless VLSI architecture for the complete intra prediction of the HEVC emerging standard," IEEE Int. Conf. Image Process., pp. 201-204, Orlando, FL, Sept. 2012.
  6. S. K. Jung and S. S. Lee, "Design of merged architecture for 4x4 IDCT/IDST for HEVC," in Proc. KICS Int. Conf. Commun., pp. 918-919, Jeju Island, Korea, Jun. 2015.
  7. A. Abramowski and G. Pastuszak, "A double-path intra prediction architecture for the hardware H.265/HEVC encoder," Int. Symp. Design and Diagnostics of Electron. Cir. & Syst., pp. 27-32, Warsaw, Apr. 2014.
  8. D. M. Tung, T. L. T. Don, and T. T. Anh, "An efficient parallel execution for intra prediction in HEVC Video Encoder," Int. Conf. Comput., Management and Telecommun., pp. 233-238, Da Nang, Apr. 2014.
  9. P. K. Meher, S. Y. Park, B. K. Mohanty, K. S. Lim, and C. Yeo, "Efficient integer DCT architectures for HEVC," IEEE Trans. Cir. and Syst. for Video Technol., vol. 24, no. 1, pp. 168-178, Jan. 2014. https://doi.org/10.1109/TCSVT.2013.2276862