DOI QR코드

DOI QR Code

Design of DC-DC converter controller implemented with analog memory

아날로그 메모리를 이용한 DC-DC컨버터 제어기 설계

  • Received : 2015.01.06
  • Accepted : 2015.03.23
  • Published : 2015.03.31

Abstract

This research presents a DC-DC converter controller implemented with an analog memory. The structure of the converter will contribute to solve the stability problem unavoidable in a conventional closed loop converter. The analog memory will be used for realizing CAM(Contents Addressable Memory) which contains the output of the converter and the relevant duty ratio, respectively. The operation for reading in the memory is executed with an absolute differencing circuit and a WTA(Winner-Take-All) circuit suitable for a nearest-match function of the CAM. We also present a system architecture that enables highly-paralleled fast writing and quick readout as well as high integration density.

본 연구에서는 아날로그 메모리를 이용한 DC-DC 컨버터 제어기를 설계하였다. 이 방식은 기존의 폐루프 방식의 컨버터 제어기가 안고 있는 안정도 문제를 근본적으로 해결하는데 기여하게 될 것이다. 본 연구에서 아날로그 메모리는 컨버터의 출력과 이에 대응되는 최적의 시비율 판단을 위한 연상메모리를 구현하는데 이용된다. 메모리의 읽기 동작은 연상메모리의 최적 함수 선택을 위하여 절대값 회로와 승자전취 메커니즘 회로가 사용되며, 병렬의 고속 쓰기와 읽기 동작뿐만 아니라 고집적을 가능하게 하는 시스템 구성이 제안된다.

Keywords

References

  1. E. Nho, Power Electronic, Seoul Korea: munundang, 2011.
  2. H. Kim, Switch mode Power supply, Paju Korea: BMsungandang, 2012.
  3. K. Lee, "Design and Implementation of a Current Controller for Boost Converters Using a DSP," The Korean Institute of Power Electronics, vol. 17, no. 3, 2012, pp. 259-265. https://doi.org/10.6113/TKPE.2012.17.3.259
  4. L. Guo, and J.-Y. Hung, and R.-M. Nelms, "Evaluation of DSP-Based PID and Fuzzy Controllers for DC-DC Converters," IEEE Trans. Industrial Electronics, vol. 56, no. 6, 2009, pp. 2237-2248. https://doi.org/10.1109/TIE.2009.2016955
  5. Y. Chai, "An Analog Content Addressable Memory implemented with a Winner-Take-All Strategy," J. of the Korea Institute of Electronic Communication Science, vol. 8, no. 1, pp. 105-111. https://doi.org/10.13067/JKIECS.2013.8.1.105
  6. J. Guerrieri, "Low power analog absolute differencing circuit and architecture," US patents, patent No. US5438293, 1995.
  7. L. G. Johnson, "MOS implementation of winner-Take-All network with application to content-addressable memory," Electronics Letters, vol. 27, no. 11, 1991, pp. 957-958. https://doi.org/10.1049/el:19910597
  8. S. Ahn, D. Kim, O. Kwon, Y. Bae, and J. Lee, "Analysis on the Dynamics of Keyword Mapping for Detecting Emerging Technologies : A Case Study on Graphene," J. of the Korea Institute of Electronic Communication Science, vol. 7, no. 6, 2012, pp. 1393-1492. https://doi.org/10.13067/JKIECS.2012.7.6.1393
  9. K. Yoon and Y. Chai, "Enhancement of Data Retention Time in DRAM through Optimization of Sidewall Oxidation," J. of the Korea institute of Electronic Communication Science, vol. 7, no. 4, 2012, pp. 833-838. https://doi.org/10.13067/JKIECS.2012.7.4.833
  10. S. Bae and J. Han, "Object Oriented Fault Detection for Fault Models of Current Testing," J. of the Korea Institute of Electronic Communication Science, vol. 5, no. 4, 2010, pp. 443-449.