Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Topology Design for Energy/Latency Optimized Application-specific Hybrid Optical Network-on-Chip (HONoC)

특정 용도 하이브리드 광학 네트워크-온-칩에서의 에너지/응답시간 최적화를 위한 토폴로지 설계 기법

  • Cui, Di (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Lee, Jae Hoon (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Kim, Hyun Joong (College of Information & Communication Engineering, Sungkyunkwan University) ;
  • Han, Tae Hee (College of Information & Communication Engineering, Sungkyunkwan University)
  • 최적 (성균관대학교 정보통신대학) ;
  • 이재훈 (성균관대학교 정보통신대학) ;
  • 김현중 (성균관대학교 정보통신대학) ;
  • 한태희 (성균관대학교 정보통신대학)
  • Received : 2014.07.14
  • Accepted : 2014.11.03
  • Published : 2014.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

It is a widespread concern that electrical interconnection based network-on-chip (NoC) will ultimately face the limitation in communication bandwidth, transmission latency and power consumption in the near future. With the development of silicon photonics technology, a hybrid optical network-on-chip (HONoC) which embraces both electrical- and optical interconnect, is emerging as a promising solution to overcome these problems. Today's leading edge systems-on-chips (SoCs) comprise heterogeneous many-cores for higher energy efficiency, therefore, extended study beyond regular topology based NoC is required. This paper proposes an energy and latency optimization topology design technique for HONoC taking into account the traffic characteristics of target applications. The proposed technique is implemented with genetic algorithm and simulation results show the reduction by 13.84% in power loss and 28.14% in average latency, respectively.

최근 수년간 전기적 상호 연결 (electrical interconnect, EI) 기반 네트워크-온-칩 (Network-on-Chip, NoC) 에 대한 연구가 활발히 진행되고 있는 가운데, 궁극적으로 금속 배선은 대역폭, 응답 시간(latency), 전력 소모 등에서 물리적 한계에 직면할 것으로 예상된다. 실리콘 포토닉스(silicon photonics) 기술 발전으로 광학적 상호 연결(optical interconnect, OI)을 결합한 하이브리드 광학 네트워크-온-칩(Hybrid Optical NoC, HONoC)이 이러한 문제를 극복하기 위한 유망한 해결책으로 부각되고 있다. 한편 시스템-온-칩(System-on-Chip, SoC)은 높은 에너지 효율을 위하여 이기종 멀티 코어(Heterogeneous multi-core)로 구성되고 있어서 정형화된 토폴로지 기반 NoC 아키텍처의 확장이 필요하다. 본 논문에서는 타깃 애플리케이션 트래픽 특성을 고려한 에너지 및 응답 시간 최적화 하이브리드 광학 네트워크-온-칩의 토폴로지 설계 기법을 제안한다. 유전자 알고리즘을 이용하여 구현하였고, 실험 결과 평균 전력손실은 13.84%, 평균 응답 시간은 28.14% 각각 감소하였다.

Keywords

References

  1. A. Shacham, K. Bergman and L. P. Carloni, "On the design of a photonic Network-on-Chip," in Proc. of the First Int. Symp. on Networks-on-Chip, pp. 53-64, Princeton, New Jersey, USA, May 2007.
  2. H. Gu, K. H. Mo, J. Ku and W. Zhang, "A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip," in Proc. of IEEE Computer Society Annal Symposium 2009, pp. 19-24, Tampa, FL, USA, May 2009.
  3. Y. Gao, Y. Jin, Z. Chang and W. Hu, "Ultra-low latency reconfigurable Photonic Network on Chip architecture based on application pattern," in Proc. of Optical Fiber Communication 2009, pp. 1-3, San Diego, CA, USA, March 2009.
  4. C.A. Dit ADI, H. Matsutani, M. Koibuchi, H. Irie, T. Miyoushi and T. Yoshinaga, "An Efficient Path Setup for a Hybrid Photonic Network-on-Chip," in Proc. of International Journal of Networking and Computing 2010, pp. 156-161, Higashi-Hiroshima, Japan ,November 2010.
  5. Jae Hun Lee, Chang Lin Li, Tae Hee Han, "A Latency Optimization Mapping Algorithm for Hybrid Optical Network-on-Chip," Journal of the Institute of Electronics Engineers of Korea, Vol. 50, no. 7, pp. 131-139, July 2013. https://doi.org/10.5573/ieek.2013.50.7.131
  6. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini and G. De. Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," Parallel and Distributed Systems, Vol 16, no. 2, pp. 113-129, February 2005. https://doi.org/10.1109/TPDS.2005.22
  7. S. Tosun, Y. Ar and S. Ozdemir, "Power-Aware Topology Generation for Application Specific NoC Design," in Proc. of Application of Information and Communication Technologies 2012, pp. 1-6, Tbilisi, Georgia, October 2012.
  8. K. Goossens, J. Dielissen, O. P. Gangwal, S. G. Pestana, A. Radulescu and E. Rijpkema, "A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification," in Proc. of Design, Automation and Test in Europe 2005, pp. 1182-1187, March 2005.
  9. H. Gu, Z. Chen, Y. Yang and H. Ding, "RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip," IEICE TRANSACTIONS on Information and Systems, Vol. E97-D, no. 1, pp. 142-145, January 2014. https://doi.org/10.1587/transinf.E97.D.142
  10. Y. Ye, J. Xu, X. Wu, W. Zhang, W. C. Liu and M. Nikdast, "A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip," ACM Journal on Emerging Technologies in Computing Systems, Vol. 8, no. 1, Article No. 5, February 2012.
  11. R. Min, R. Ji, Q. Chen, L. Zhang and L. Yang, "A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip," Journal of Lightwave Technology, Vol 30, no. 23, pp. 3736-3741, December 2012. https://doi.org/10.1109/JLT.2012.2227945
  12. G. Leary, K. Srinivasan, K. Mehta and K. S. Chatha, "Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique," VLSI Systems, Vol 17, no. 5, pp. 674-687, February 2009. https://doi.org/10.1109/TVLSI.2008.2011205
  13. J. A. Lott, N. N. Ledentsov, V. A. Shchukin, A. Mutig, S. A. Blokhin, A. M. Nadtochiy, G. Fiol and D. Bimberg, "850nm VCSELs for up to 40 Gbit/s Short Reach Data Links," in Proc. of 2010 Conference on Lasers and Electro-Optics (CLEO) and Quantum Electronics and Laser Science Conference (QELS), pp. 1-2, San Jose, CA, USA, May 2010.
  14. R. B. Dick, D. L. Rhodes and W. Wolf, "TGFF: task graphs for free," in Proc. of the 6th international workshop on Hardware/software codesign , pp. 97-101, Seattle, WA, USA, March 1998.