DOI QR코드

DOI QR Code

Second-order Sigma-Delta Modulator for Mobile BMIC Applications

모바일 기기용 BMIC를 위한 2차 시그마 델타 모듈레이터

  • Park, Chulkyu (Dept. of Electrical and Computer Engineering, University of Seoul) ;
  • Jang, Kichang (Dept. of Electrical and Computer Engineering, University of Seoul) ;
  • Kim, Hyojae (Dept. of Electrical and Computer Engineering, University of Seoul) ;
  • Choi, Joongho (Dept. of Electrical and Computer Engineering, University of Seoul)
  • Received : 2014.05.20
  • Accepted : 2014.06.18
  • Published : 2014.06.30

Abstract

This paper presents design of the second-order sigma-delta modulator for converting voltage and temperature signals to digital ones in Battery Management IC (BMIC) for mobile applications. The second-order single-loop switched-capacitor sigma-delta modulator with 1-bit quantization in 0.13-um CMOS technology is proposed. The proposed modulator is designed using switched-opamp technique for saving power consumption. With an oversampling ratio of 256 and clock frequency of 256kHz, the modulator achieves a measured 83-dB dynamic range and a peak signal-to-(noise+distortion) ratio (SNDR) of 81.7dB. Power dissipation is about 0.66 mW at 3.3 V power supply and the occupied core area is $0.425mm^2$.

본 논문에서는 모바일 기기의 배터리 전력관리 IC(Battery Management IC)에서 전압 및 온도를 측정하여 디지털 신호로 바꾸어 주는데 필요한 시그마-델타 모듈레이터를 설계하였다. 제안하는 이산-시간 시그마-델타 모듈레이터는 2차의 단일 비트 구조이고 0.13um CMOS 공정으로 제작되었다. 모듈레이터의 소모전류를 줄이기 위하여 switched-opamp 방식을 적용하여 설계하였다. 제안하는 모듈레이터는 오버 샘플링 비율이 256 일 때 256kHz의 클락 주파수에서 83-dB의 dynamic range와 81.7dB의 peak signal-to-(noise + distortion) ratio(SNDR)를 가진다. 3.3 V의 전원전압에서 0.66 mW의 전력을 소모하며 모듈레이터 코어의 면적은 $0.425mm^2$ 이다.

Keywords

References

  1. Chulkyu Park, Kichang Jang, Sunsik Woo, Joongho Choi, "Design of a High-Resolution Integrating Sigma-Delta ADC for Battery Capacity Measurement", J ournal of IKEEE, vol.16, no.1, pp. 28-33, 2012. https://doi.org/10.7471/ikeee.2012.16.1.028
  2. Using the DS2786 Battery Fuel Gauge in a 2-Cell Battery Pack, maxim.com, Available: http://pdfserv.maxim-ic.com/en/an/AN4106.pdf
  3. High-Precision Li+ Battery Monitor, maxim.com, Available:http://datasheets.maxim-ic.com/en/ds/DS27 60.pdf
  4. J. C. Candy, "A use of double integration in sigma delta modulation," IEEE Trans. Commun., vol. COM-22, pp. 249-258. Mar. 1985
  5. Vincenzo Peluso, Michiel S.J. Steyaert, Willy Sansen, "A 1.5-V-100-uW ${\Sigma}{\Delta}$ Modulator with 12-b Dynamic Range Using the Switched-Opamp Technique" IEEE J . Solid-State Circuits, vol. 32, NO. 7, pp. 943-952, JULY. 1997 https://doi.org/10.1109/4.597284
  6. J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full-CMOS switched - capacitor circuits at very low power supply voltages" IEEE J . Solid-State Circuits, vol. 29, pp. 936-942, Aug. 1994 https://doi.org/10.1109/4.297698
  7. F. Op't Eynde and W.Sansen, Analog Interfaces for Digital Signal Processing Systems. New York: Kluwer, 1993
  8. Libin Yao, Michiel S.J.Steyaert and Willy Sansen, "A 1-V 140-uW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS" IEEE J . Solid-State Circuits, VOL. 39, NO. 11, pp. 1809-1818, NOV. 2004 https://doi.org/10.1109/JSSC.2004.835825
  9. Jian-Yi Wu and Z. Zhang, "A 107.4dB SNR Multi-Bit Sigma Delta ADC With 1-PPM THD at-0.12dB From Full Scale Input," IEEE Journal of Solid-State Circuits, vol. 44, pp. 3060-3066, Nov. 2009. https://doi.org/10.1109/JSSC.2009.2032753
  10. Chen-Yen Ho and Wei-Shan Chan, "A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver," IEEE Journal of Solid-State Circuits, vol. 46, pp. 2571-2582, Nov. 2011. https://doi.org/10.1109/JSSC.2011.2164026
  11. Jen-Shiun and Pao-Chu Chou, "Dual-Mode Sigma-Delta Modulator for Wideband Receiver Applications", Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 1, I-997 - I-1000, May. 2003.
  12. Sauerbrey, J. and Wittig, M., "0.65V SIGMA-DELTA MODULATOR", Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 1, I-1021-I-1024, May. 2003.