DOI QR코드

DOI QR Code

Pattern Testable NAND-type Flash Memory Built-In Self Test

패턴 테스트 가능한 NAND-형 플래시 메모리 내장 자체 테스트

  • Received : 2013.03.05
  • Published : 2013.06.25

Abstract

The demand and the supply are increasing sharply in accordance with the growth of the Memory Semiconductor Industry. The Flash Memory above all is being utilized substantially in the Industry of smart phone, the tablet PC and the System on Chip (SoC). The Flash Memory is divided into the NOR-type Flash Memory and the NAND-type Flash Memory. A lot of study such as the Built-In Self Test (BIST), the Built-In Self Repair (BISR) and the Built-In Redundancy Analysis (BIRA), etc. has been progressed in the NOR-type fash Memory, the study for the Built-In Self Test of the NAND-type Flash Memory has not been progressed. At present, the pattern test of the NAND-type Flash Memory is being carried out using the outside test equipment of high price. The NAND-type Flash Memory is being depended on the outside equipment as there is no Built-In Self Test since the erasure of block unit, the reading and writing of page unit are possible in the NAND-type Flash Memory. The Built-In Self Test equipped with 2 kinds of finite state machine based structure is proposed, so as to carry out the pattern test without the outside pattern test equipment from the NAND-type Flash Memory which carried out the test dependant on the outside pattern test equipment of high price.

메모리반도체산업이 성장함에 따라 수요와 공급이 큰 폭으로 증가하고 있다. 그 중 플래시 메모리가 스마트폰, 테블릿PC, SoC(System on Chip)산업에 많이 사용되고 있다. 플래시 메모리는 NOR-형 플래시 메모리와 NAND-형 플래시 메모리로 나뉜다. NOR-형 플래시 메모리는 BIST(Built-In Self Test), BISR(Built-In Self Repair), BIRA(Built-In Redundancy Analysis) 등 많은 연구가 진행되었지만 NAND-형 플래시 메모리 BIST는 연구가 진행되지 않았다. 현재 NAND-형 플래시 메모리 패턴 테스트는 고가의 외부 테스트 장비를 사용하여 테스트를 수행하고 있다. NAND-형 플래시 메모리에서는 블록단위로 소거, 페이지 단위로 읽기, 쓰기 동작이 가능하기 때문에 자체 내장 테스트가 존재하지 않고 외부장비에 의존하고 있다. 고가의 외부 패턴 테스트 장비에 의존해서 테스트를 수행하던 NAND-형 플래시 메모리를 외부 패턴 테스트 장비 없이 패턴 테스트를 수행할 수 있도록 두 가지의 유한 상태 머신 기반 구조를 갖고 있는 BIST를 제안한다.

Keywords

References

  1. M. G. Mohammad, K. K. Saluja, and A. Yap, "Testing Flash Memories," In Proceedings of Thirteenth Int'l Conference on VLSI Design, pp 406-411, 2000.
  2. A. Fazio, et al., Intel Strata Flash Memory Technology Overview. http://www.intel.com/design/flash.
  3. Stefano DI CARLO, Michele FABIANO, Roberto PIAZZA, Paolo PRINETTO, " Exploring Modeling and Testing of NAND Flash memories," Test Symposium East-West Design, pp 47-50, 2010
  4. D. Elmhurst and M. Goldman, "A 1.8V 128 Mb 125 MHz Multilevel Cell Flash Memory With Flexible Read While Write," IEEE Journal of Solid State Circuits, 38(11):1929-1933, November 2003. https://doi.org/10.1109/JSSC.2003.818144
  5. Tei-Wei Kuo, Po-Chun Huang, Yuan-Hao Chang, Chia-Ling Ko, Chih-Wen Hsueh, "An efficient fault detection algorithm for NAND flash memory," Proc ACM SIGAPP Applied Computing Review, Vol 11, Issue 2, 2011
  6. Pavan P, Bez R, Olivo P, Zanoni E. "Flash memory cells-.an overview," Proc IEEE 85(8):pp 1248-1271, 1997 https://doi.org/10.1109/5.622505
  7. J. Yeh, C. et al, "Flash Memory Built-In Self Test Using March-Like Algorithms," In Proceedings of the First IEEE Intl. Workshop on Electronic Design, Test and Applications, pp 137-141, 2002.
  8. S. K. Chiu, J. C. Yeh, C. H. Huang, and C. W. Wu, "Diagonal Test and Diagnostic Schemes for Flash Memories," In Proceedings of International Test Conference, pp 37-46, 2002.
  9. Yu-Ying Hsiao, Chao-Hsun Chen, and Cheng-Wen Wu, "Built-In Self-Repair Schemes for Flash Memories", IEEE Transactions on computer-aided design of integrated circuits and systems, Vol. 29, No. 8, August 2010
  10. C. T. Huang, J. C. Yeh, Y. Y. Shih, R. F. Huang, and C. W. Wu, "On Test and Diagnostics of Flash Memories," In Proceedings of 13th Asian Test Symposium, pp 260-265, November 2004.
  11. Y. Horng, J. Huang, and T. Chang, "March Test and On-Chip Test Circuit of Flash Memories," In Proceedings of 43rd Midwest Symposium on Circuits and Systems, volume 1, pp 128-131, August 2000.

Cited by

  1. TLC NAND-type Flash Memory Built-in Self Test vol.51, pp.12, 2014, https://doi.org/10.5573/ieie.2014.51.12.072