1 |
M. G. Mohammad, K. K. Saluja, and A. Yap, "Testing Flash Memories," In Proceedings of Thirteenth Int'l Conference on VLSI Design, pp 406-411, 2000.
|
2 |
A. Fazio, et al., Intel Strata Flash Memory Technology Overview. http://www.intel.com/design/flash.
|
3 |
Stefano DI CARLO, Michele FABIANO, Roberto PIAZZA, Paolo PRINETTO, " Exploring Modeling and Testing of NAND Flash memories," Test Symposium East-West Design, pp 47-50, 2010
|
4 |
D. Elmhurst and M. Goldman, "A 1.8V 128 Mb 125 MHz Multilevel Cell Flash Memory With Flexible Read While Write," IEEE Journal of Solid State Circuits, 38(11):1929-1933, November 2003.
DOI
ScienceOn
|
5 |
Tei-Wei Kuo, Po-Chun Huang, Yuan-Hao Chang, Chia-Ling Ko, Chih-Wen Hsueh, "An efficient fault detection algorithm for NAND flash memory," Proc ACM SIGAPP Applied Computing Review, Vol 11, Issue 2, 2011
|
6 |
Pavan P, Bez R, Olivo P, Zanoni E. "Flash memory cells-.an overview," Proc IEEE 85(8):pp 1248-1271, 1997
DOI
ScienceOn
|
7 |
J. Yeh, C. et al, "Flash Memory Built-In Self Test Using March-Like Algorithms," In Proceedings of the First IEEE Intl. Workshop on Electronic Design, Test and Applications, pp 137-141, 2002.
|
8 |
S. K. Chiu, J. C. Yeh, C. H. Huang, and C. W. Wu, "Diagonal Test and Diagnostic Schemes for Flash Memories," In Proceedings of International Test Conference, pp 37-46, 2002.
|
9 |
Yu-Ying Hsiao, Chao-Hsun Chen, and Cheng-Wen Wu, "Built-In Self-Repair Schemes for Flash Memories", IEEE Transactions on computer-aided design of integrated circuits and systems, Vol. 29, No. 8, August 2010
|
10 |
C. T. Huang, J. C. Yeh, Y. Y. Shih, R. F. Huang, and C. W. Wu, "On Test and Diagnostics of Flash Memories," In Proceedings of 13th Asian Test Symposium, pp 260-265, November 2004.
|
11 |
Y. Horng, J. Huang, and T. Chang, "March Test and On-Chip Test Circuit of Flash Memories," In Proceedings of 43rd Midwest Symposium on Circuits and Systems, volume 1, pp 128-131, August 2000.
|