전자공학회논문지 (Journal of the Institute of Electronics and Information Engineers)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

외부 커패시터 없이 넓은 주파수 범위에서 높은 PSRR 갖는 LDO 설계

A Design of High PSRR LDO over Wide Frequency Range without External Capacitor

  • Kim, Jin-Woo (Department of Electronics Engineering, Seokyeong University) ;
  • Lim, Shin-Il (Department of Electronics Engineering, Seokyeong University)
  • 투고 : 2013.09.11
  • 심사 : 2013.11.22
  • 발행 : 2013.12.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 외부 커패시터 없이 광범위 하게 높은 전원 공급 잡음 제거비(PSRR)을 갖는 선형 정류기(LDO)에 관한 것이다. 제안된 LDO는 높은 PSRR과 안정도를 유지하기 하기 위해 nested Miller 보상 기술을 사용하였고, 내부적으로 캐스코드(cascode) 보상과 전류버퍼(current buffer) 보상 기술을 사용하였다. 또한 외부의 부하 커패시터가 없기 때문에 외부 하드웨어 비용을 최소화 하였고, 제안된 보상 기법을 사용하여 내부에 작은 커패시터를 사용하고도 안정도를 확보할 수 있었다. 설계된 LDO는 2.5V~4.5V의 입력 전압을 받아서 1.8V의 전압을 출력하고 최대 10mA의 부하 전류를 구동할 수 있다. 일반 0.18um CMOS 공정을 이용하여 제작하였고 면적은 300um X 120um 이다. 측정된 PSRR은 DC일 때 -76dB, 1MHz일 때 -43dB를 만족한다. 동작 전류는 25uA를 소모한다.

This paper describes a high PSRR low-dropout(LDO) linear regulator for wide frequency range without output-capacitor. Owing to both of the cascode compensation technique and the current buffer compensation technique in nested Miller compensation loop, the proposed LDO not only maintaines high stability but also achieves high PSRR over wide frequency range with reasonable on-chip capacitances. Since the external capacitor is removed by the proposed compensation techniques, the cost for pad is eliminated. The designed LDO works under the input voltage range from 2.5V to 4.5V and provides up to 10mA load current with the output voltage of 1.8V. The LDO was implemented with 0.18um CMOS technology and the area is 300um X 120 um. The measured power supply rejection ratio(PSRR) is -76dB and -43dB at DC and 1MHz, respectively. The operating current is 25uA.

키워드

참고문헌

  1. S. Han, J. Kim, "A Low-Noise Low Dropout Regulator in 0.18um CMOS," Journal of The Insitute of Electronics Engineers of Korea, Vol. 46, pp. 52-57, June. 2009.
  2. A.Garimella and Paul M. Furth., "Frequency Compensation techniques for Op-Amps and LDOs: A Tutorial Overview," Proceedings of the 54nd Midwest Symposium on Circuits and Systems, Session Mp1H-3, Aug. 7-10, 2011.
  3. K. N Leung and P. K. T. Mok "A capacitor-free CMOS low-dropout regulator with damping factor control frequency compensation," IEEE J. Solid State Circuits, vol. 38, no.10, pp. 1691-1702, Oct.2003. https://doi.org/10.1109/JSSC.2003.817256
  4. W.-J. Huang and S.-I. Liu "Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array," IEEE Circuit, Devices & Systems, IET, pp.306-316, 2008.
  5. V. Gupta and G. A. Rincon-Mora, "A 5mA 0.6${\mu}m$ CMOS miller compensated LDO regulator with-27dB worst-case power-supply rejection using 60pF of on-chip capacitance," IEEE Solid-State Circuits Conf., pp.520-521, 2007.
  6. Jacob Day and Donald Y. C. Lie., "An Output-Capacitorless Linear Regulator for Integrated Portable Power Solutions," Proceedings of the 54nd Midwest Symposium on Circuits and Systems, Session Ta1B-4, Aug. 7-10, 2011.
  7. S. K. Lau, P.K.T. Mok, and K.N. Leung, " A low-dropout regulator for SoC with Q-reduction", IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 658-.664, Mar. 2007. https://doi.org/10.1109/JSSC.2006.891496
  8. R. J. Milliken, J. Silva and E. Sanchez-Sinencio, "Full On Chip CMOS Low-.Dropout Voltage Regulator," IEEE Transactions on Circuits and Systems I, vol. 54, no.9, pp. 1879-1890, Sept. 2007. https://doi.org/10.1109/TCSI.2007.902615
  9. H. Y. Huang, C. Y. Chen, K. H. Cheng, "External capacitorless low dropout linear regulator using cascode structure", IEEE 16th International Symposium on DDECS, pp. 236-239, April. 2013.
  10. H. C. Yang, M.H. Huang, and K.H. Chen, "High-PSR-Bandwidth Capacitor-Free LDO Regulator with 50uA Minimized Load Current Requirement for Achieving High Efficiency at Light Loads," WSEAS Transactions on Circuits and Systems, Vol. 7, Issue 5, pp. 428-.437, May 2008.
  11. Grasso, A.D. Palumbo, G. Pennisi, S. "Advances in Reversed Nested Miller Compensation," IEEE Trans. Circuits Sys., vol. 54, no. 7, pp. 1459-1470, July 2007. https://doi.org/10.1109/TCSI.2007.900170
  12. Gupta, V. "A low dropout, CMOS regulator with high PSR over wideband frequencies," IEEE Transcations Circuits and Systems, vol. 5, pp. 4245-4248, May 2005.
  13. H. S. Jhuang, J. H. Wang, S. W. Lai, C. H. Tsai. "A high PSR over wideband frequency range low dropout voltage regulator," ICGCS International Conf., pp.508-511, 2010.