References
- A. Rao et al., "A 4-6.4 GHz LC PLL with Adaptive Bandwidth Control for a Forwarded Clock Link," IEEE J. Solid-State Circuits, vol. 43, no. 9, Sept. 2008, pp. 2099-2108. https://doi.org/10.1109/JSSC.2008.2001870
- M. Brownlee et al., "A 0.5-GHz to 2.5-GHz PLL with Fully Differential Supply Regulating Tuning," IEEE J. Solid-State Circuits, vol. 41, no. 12, Dec. 2006, pp. 2720-2728. https://doi.org/10.1109/JSSC.2006.884194
- N. Da Dalt and C. Sandner, "A Subpicosecond Jitter PLL for Clock Generation in 0.12-μm Digital CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, July 2003, pp. 1275-1278. https://doi.org/10.1109/JSSC.2003.813287
- N.H.W. Fong et al., "A 1-V 3.8-5.7-GHz Wide-Band VCO with Differentially Tuned Accumulation MOS Varactors for Common-Mode Noise Rejection in CMOS SOI Technology," IEEE Trans. Micro. Theory Techniques, vol. 51, no. 8, Aug. 2003, pp. 1952-1959. https://doi.org/10.1109/TMTT.2003.815273
- Z. Yang, Z. Tang, and H. Min, "A Fully Differential Charge Pump with Accurate Current Matching and Rail-to-Rail Common-Mode Feedback Circuit," IEEE ISCAS 2008, pp. 448-451.
- J.H. Kim et al., "A 44 GHz Differentially Tuned VCO with 4GHz Tuning Range in 0.12 m SOI CMOS," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 416-417.
- A. Swaminathan, K.J. Wang, and I. Galton, "A Wide-Bandwidth 2.4 GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation," IEEE J. Solid-State Circuits, vol. 42, no.12, Dec. 2007, pp. 2639-2650. https://doi.org/10.1109/JSSC.2007.908763
- S.-J. Yun et al., "A Differentially-Tuned Voltage Controlled Oscillator Using Symmetric Transformer," IEEE Microw. Wireless Compon. Lett., vol. 18, no. 7, July 2008, pp. 464-466. https://doi.org/10.1109/LMWC.2008.925108
- S.J. Yun et al., "Differentially-Tuned Low-Spur PLL Using 65 nm CMOS Process," Electron. Lett., vol. 47, no. 6, Mar. 2011, pp. 369-371. https://doi.org/10.1049/el.2011.0166
- S.J. Yun et al., "A 1mW Current-Reuse CMOS Differential LC-VCO with Low Phase Noise," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 540-541.
- C.-Y. Kuo, J.-Y. Chang, and S.-I. Liu, "A Spur-Reduction Technique for a 5-GHz Frequency Synthesizer," IEEE Trans. Circuits Systems-I: Regular Papers, vol. 53, no. 3, Mar. 2006, pp. 526-533. https://doi.org/10.1109/TCSI.2005.858322
- S. Cha, C. Jeong, and C. Yoo, "A Phase-Locked Loop with Embedded Analog-to-Digital Convertor for Digital Control," ETRI J., vol. 29, no, 4, Aug. 2007, pp. 463-469. https://doi.org/10.4218/etrij.07.0106.0211
- Y.G. Pu et al., "Low-Power, All-Digital Phase-Locked Loop with a Wide-Range, High Resolution TDC," ETRI J., vol. 33, no. 3, June 2011, pp. 366-373. https://doi.org/10.4218/etrij.11.0110.0295
Cited by
- A 3.8-GHz highly linear LC-VCO without a varactor device vol.10, pp.5, 2012, https://doi.org/10.1587/elex.10.20130038