마이크로전자및패키징학회지 (Journal of the Microelectronics and Packaging Society)

  • 제19권4호
  • /
  • Pages.71-78
  • /
  • 2012
  • /
  • 1226-9360(pISSN)
  • /
  • 2287-7525(eISSN)
한국마이크로전자및패키징학회 (The Korean Microelectronics and Packaging Society)
권호 표지
DOI QR코드

DOI QR Code

Bumpless 접속 기술을 이용한 웨이퍼 레벨 3차원 적층 기술

3D Integration using Bumpless Wafer-on-Wafer (WOW) Technology

  • Kim, Young Suk (The University of Tokyo, School of Engineering, DISCO CORPORATION)
  • 투고 : 2012.12.08
  • 심사 : 2012.12.20
  • 발행 : 2012.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 기존의 미세화 경향에 대한 bumpless through-silicon via (TSV)를 적용한 웨이퍼 레벨3차원 적층기술과 그 장점에 대해 소개한다. 3차원 적층을 위한 박막화 공정, 본딩 공정, TSV 공정별로 문제점과 그 해결책에 대해 자세히 설명하며, 특히 $10{\mu}m$ 이하로 박막화한 로직 디바이스의 특성 변화에 대한 결과를 보고한다. 웨이퍼 박막화 공정에서는 기계적 강도 변동 요인, 금속 불순물에 대한 gettering 대책에 대해 논의되며, 본딩 공정에서는 웨이퍼의 두께 균일도를 높이기 위한 방법에 대해 설명한다. TSV형성 공정에서는 누설 전류 발생 원인과 개선 방법을 소개한다. 마지막으로 본 기술을 적용한 3차원 디바이스에 대한 roadmap에 관해 논의할 것이다.

This paper describes trends in conventional scaling compared with advanced technologies such as 3D integration (3DI) and bumpless through-silicon via (TSV) processes, as well as the characteristics of CMOS (Complementary Metal Oxide Semiconductor) Logic device after thinning the wafers to less than $10{\mu}m$. Each module process including thinning, stacking, and TSV, is optimized for 3D Wafer-on-Wafer (WOW) application. Optimization results are discussed with valuable data in detail. Since vertical wiring of bumpless TSV can be connected directly to the upper and lower substrates by self-alignment, bumps are not necessary when TSV interconnects are used.

키워드

참고문헌

  1. R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions", IEEE J. Solid-State Circuits, 9(5), 256 (1974). https://doi.org/10.1109/JSSC.1974.1050511
  2. M. Bohr, "Interconnect Scaling-The Real Limiter to High Performance ULSI", International Electron Devices Meeting Technical Digest (IEDM), 241 (1995).
  3. Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S. -H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H. -J. C. Wann, S. J. Wind and H. -S. Wong, "CMOS Scaling into the Nanometer Regime", Proc. IEEE, 85(4), 486 (1997). https://doi.org/10.1109/5.573737
  4. Y. S. Kim, Y. Shimamune, M. Fukuda, A. Katakami, A. Hatada, K. Kawamura, H. Ohta, T. Sakuma, Y. Hayami, H. Morioka, J. Ogura, T. Minami, N. Tamura, T. Mori, M. Kojima, K. Sukegawa, K. Hashimoto, M. Miyajima, S. Satoh and T. Sugii, "Suppression of Defect Formation and Their Impact on Short Channel Effects and Drivability of pMOSFET with SiGe Source/Drain", International Electron Devices Meeting Technical Digest (IEDM), 1 (2006).
  5. H. -S. Wong, "Beyond the Conventional Transistor", IBM J. Res. Develop., 46(2-3), 133 (2002). https://doi.org/10.1147/rd.462.0133
  6. S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi and M. T. Bohr, "In Search of "Forever" Continued Transistor Scaling One New Material at a Time", IEEE Trans. Semicond. Manuf., 18(1), 26 (2005). https://doi.org/10.1109/TSM.2004.841816
  7. T. Ohba, "Bumpless Through-Dielectrics-Silicon-Via (TDSV) Technology for Wafer-Based Three-Dimensional Integration (3DI)", Electrochem. Soc. Trans., 44(1), 827 (2012).
  8. D. Velenis, M. Stucchi, E. J. Marinissen, B. Swinnen and E. Beyne, "Impact of 3D Design Choices on Manufacturing Cost", Proc. IEEE International Conference on 3D System Integration, San Francisco, 1, IEEE (2009).
  9. C. C. Liu, I. Ganusov, M. Burtscher and S. Tiwari , "Bridging the Processor-Memory Performance Gap with 3D IC Technology", IEEE Design Test Comput., 22(6), 556 (2005). https://doi.org/10.1109/MDT.2005.134
  10. C. W. Kaanta, S. G. Bombardier, W. J. Cote, W. R. Hill, G. Kerszykowski, H. S. Landis, D. J. Poindexter, C. W. Pollard, G. H. Ross, J. G. Ryan, S. Wolff and J. E. Cronin, "Dual Damascene: A ULSI Wiring Technology", Proc. 8th International IEEE VLSI Multilevel Interconnection Conference, Santa Clara, 144, IEEE Electron Devices Society (1991).
  11. K. Hozawa, K. Takeda and K. Torii, "Impact of Backside Cu Contamination in the 3D Integration", Proc. 2009 Symposium on VLSI Technology, Kyoto, 172, IEEE (2009).
  12. Y. S. Kim, N. Maeda, H. Kitada, K. Fujimoto, S. Kodama, A. Kawai, K. Arai, K. Suzuki, T. Nakamura and T. Ohba, "Advanced Wafer Thinning Technology and Feasibility Test for 3D Integration", Microelectron. Eng., (2013) in press.
  13. F. Laermer and A. Schilp, U.S. Patent No. 5,501,893 (1994).
  14. H. Kitada, Y. Morikawa, N. Maeda, K. Fujimoto, S. Kodama, Y. S. Kim, Y. Mizushima, T. Nakamura and T. Ohba, "Surface Micro Roughness-Induced Leakage Current in Through-Silicon Via Interconnects", Proc. 28th Annual Advanced Metallization Conference, San Diego, 13-1, CNSE/SEMARECH (2011).
  15. H. Kitada, N. Maeda, K. Fujimoto, K. Suzuki, A. Kawai, K. Arai, T. Suzuki, T. Nakamura and T. Ohba, "Stress Sensitivity Analysis on TSV Structure of Wafer-on-a-Wafer (WOW) by the Finite Element Method (FEM)", Proc. IEEE 2009 International Interconnect Technology Conference, Sapporo, 107, IEEE Electron Devices Society (2009).
  16. S. Tominaga, D. Abe, T. Enomoto, S. Kondo, H. Kitada and T. Ohba, "Hybrid Electrochemical Mechanical Planarization Process for Cu Dual-Damascene Through-Silicon Via Using Non-Contact Electrode Pad", Jpn. J. Appl. Phys., 49(5), 05FG01 (2010). https://doi.org/10.1143/JJAP.49.05FG01
  17. T. Miyashita, K. Ikeda, Y. S. Kim, T. Yamamoto, Y. Sambonsugi, H. Ochimizu, T. Sakoda, M. Okuno, H. Minakata, H. Ohta, Y. Hayami, K. Ookoshi, Y. Shimamune, M. Fukuda, A. Hatada, K. Okabe, M. Tajima, E. Motoh, T. Owada, M. Nakamura, H. Kudo, T. Sawada, J. Nagayama, A. Satoh, T. Mori, A. Hasegawa, H. Kurata, K. Sukegawa, A. Tsukune, S. Yamaguchi, M. Kase, T. Futatsugi, S. Satoh and T. Sugii, "High-Performance and Low-Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology", IEEE International Electron Devices Meeting (IEDM) Technical Digest, Washington, 251, IEEE (2007).
  18. S. E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Z. Ma, B. McIntyre, A. Murthy, B. Obradovic, L. Shifre, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, Y. El-Mansy, "A Logic Nanotechnology Featuring Strained-Silicon", IEEE Electron Device Lett., 25(4), 191 (2004). https://doi.org/10.1109/LED.2004.825195
  19. Y. S. Kim, A. Tsukune, N. Maeda, H. Kitada, A. Kawai, K. Arai, K. Fujimoto, K. Suzuki, Y. Mizushima, T. Nakamura, T. Ohba, T. Futatsugi and M. Miyajima, "Ultra Thinning 300- mm Wafer down to 7-${\mu}m$ for 3D Wafer Integration on 45-nm Node CMOS Using Strained Silicon and Cu/Low-k Interconnects", IEEE International Electron Devices Meeting (IEDM) Technical Digest, Baltimore, 1, IEEE (2009).
  20. N. Maeda, Y. S. Kim, Y. Hikosaka, T. Eshita, H. Kitada, K. Fujimoto, Y. Mizushima, K. Suzuki, T. Nakamura, A. Kawai, K. Arai and T. Ohba, "Development of Sub 10-${\mu}m$ Ultra-Thinning Technology Using Device Wafers for 3D Manufacturing of Terabit Memory", 2010 Symposium on VLSI Technology (Digest of Technical Papers), Hawaii, 105, IEEE Electron Devices Society (EDS) (2010).
  21. Y. S. Kim, H. Kitada, R. Ohigashi, M. Ichiyanagi, J. Nakatsuka, I. Kinefuchi, Y. Matsumoto and T. Ohba, "Hot Spot Cooling Evaluation Using Closed-Channel Cooling System (C3S) for MPU 3DI Application", 2011 Symposium on VLSI Technology (Digest of Technical Papers), Kyoto, 144, IEEE Electron Devices Society (EDS) (2011).