참고문헌
- N. Arora, "MOSFET modeling for VLSI simulation : theory and practice," World Scientific, p.468, 2007.
- C. T. Yao, I. A. Mack, and H. C. Lin, "Accuracy of effective channel-length extraction using the capacitance method," IEEE Electron Device Lett., Vol.EDL-7, No.4, pp.268-270, Apr., 1986. https://doi.org/10.1109/EDL.1986.26368
- Y. Taur, "MOSFET channel length : extraction and interpretation," IEEE Trans. Electron Devices, Vol. 47, No.1, pp.160-170, Jan., 2000. https://doi.org/10.1109/16.817582
- S. Lee, "A new RF capacitance method to extract the effective channel length of MOSFET's using Sparameters," in Proc. IEEE Hong Kong Electron Devices Mtg., pp.56-59, June 2000. https://doi.org/10.1109/HKEDM.2000.904215
- A. Ferrero and U. Pisani, "QSOLT: A new fast calibration algorithm for two port S parameter measurements," 38th ARFTG Conference Digest, pp. 15-24, Winter 1991. https://doi.org/10.1109/ARFTG.1991.324034
- S. Lee, "Effects of pad and interconnection parasitics on forward transit time in HBTs," IEEE Trans. Electron Devices, Vol.46, No.2, pp.275-280, Feb., 1999. https://doi.org/10.1109/16.740889
- J.-Y. Kim, B.-H. Ko, M.-K. Choi, and S. Lee, "RF extraction method for source/drain overlap and depletion length of deep-submicron RF MOSFETs using intrinsic gate-bulk capacitance," Electron. Lett., Vol.46, No.23, pp.1566-1568, Nov., 2010. https://doi.org/10.1049/el.2010.2174
- Y. Tsividis, "Operation and modeling of the MOS transistor", 2nd ed, McGraw-Hill, p.404, 1999.
피인용 문헌
- Accurate RF C-V Method to Extract Effective Channel Length and Parasitic Capacitance of Deep-Submicron LDD MOSFETs vol.15, pp.6, 2015, https://doi.org/10.5573/JSTS.2015.15.6.653
- Small-Signal Modeling of Gate-All-Around (GAA) Junctionless (JL) MOSFETs for Sub-millimeter Wave Applications vol.12, pp.2, 2012, https://doi.org/10.5573/JSTS.2012.12.2.230
- New SPICE Modeling for Bias-Dependent Gate-Drain Overlap Capacitance in RF MOSFETs vol.52, pp.4, 2015, https://doi.org/10.5573/ieie.2015.52.4.049