대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

자체보정 벡터 발생기를 이용한 7-bit 2GSPS A/D Converter의 설계

Design of a 7-bit 2GSPS Folding/Interpolation A/D Converter with a Self-Calibrated Vector Generator

  • 김승훈 (동국대학교 반도체과학과) ;
  • 김대윤 (동국대학교 반도체과학과) ;
  • 송민규 (동국대학교 반도체과학과)
  • 투고 : 2010.04.29
  • 심사 : 2011.03.29
  • 발행 : 2011.04.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 자체보정 벡터 발생기(Self-Calibrated Vector Generator)를 이용한 7-bit 2GSPS folding/interpolation A/D Converter (ADC)를 제안한다. 제안하는 ADC는 2GSPS 의 고속 변환에 적합한 상위 2-bit, 하위 5-bit 인 분할구조로 설계 되었으며, 각각의 folding/interpolation rate는 4와 8로 설정되었다. 최대 1GHz의 높은 입력신호를 처리하기 위해 cascade 구조의 preprocessing block을 적용하였으며, 전압 구동 방식 interpolation 기법을 적용하여 기준전압 생성 시 발생하는 추가적인 전력소모를 최소화하였다. 또한, 새로운 개념의 자체보정 벡터 발생기를 이용하여 device mismatch, 기생 저항 및 커패시턴스 등에 의한 offset error를 최소화하였다. 제안하는 ADC는 1.2V 0.13um 1-poly 7-metal CMOS 공정을 사용하여 설계 되었으며 calibration 회로를 포함한 유효 칩 면적은 2.5$mm^2$ 이다. 측정 결과 입력 주파수 9MHz, sampling 주파수 2GHz에서 39.49dB의 SNDR 특성을 보이며, calibration 회로의 작동결과 약 3dB 정도의 SNDR의 상승을 확인하였다.

In this paper, a 7-bit 2GSPS folding/interpolation A/D Converter(ADC) with a Self-Calibrated Vector Generator is proposed. The ADC structure is based on a folding/interpolation architecture whose folding/interpolation rate is 4 and 8, respectively. A cascaded preprocessing block is not only used in order to drive the high input signal frequency, but the resistive interpolation is also used to reduce the power consumption. Based on a novel self-calibrated vector generator, further, offset errors due to device mismatch, parasitic resistors. and parasitic capacitance can be reduced. The chip has been fabricated with a 1.2V 0.13um 1-poly 7-metal CMOS technology. The effective chip area including the calibration circuit is 2.5$mm^2$. SNDR is about 39.49dB when the input frequency is 9MHz at 2GHz sampling frequency. The SNDR is improved by 3dB with the calibration circuit.

키워드

참고문헌

  1. Paul Veldhorst, et al., "A 0.45pJ/conv-step 1.2Gs/s 6b full-Nyquist non-calibrated flash ADC in 45nm CMOS and its scaling behavior," in Proc. ESSCIRC, Sep. 2009, pp. 464-467.
  2. Chien-Kai Hung, et al., "A 6-bit 1.6GS/s Flash ADC in 0.18um CMOS with Reversed-Reference Dummy," in Proc. ASSCC, Nov. 2006, pp. 335-338.
  3. Geert Van der Plas and Bob Verbruggen, "A 150MS/s 133uW 7bit ADC in 90nm Digital CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2631-2640, Dec. 2008. https://doi.org/10.1109/JSSC.2008.2006315
  4. Erkan Alpman, et al., "A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP Digital CMOS," in ISSCC Dig. Tech. Papers, Feb. 2009, pp. 76-77.
  5. Cheng-Chung Hsu, et al.,, "A 10b 200MS/s Pipelined Folding ADC with Offset Calibration," in Proc. ESSCIRC, Sep. 2007. pp. 151-154.
  6. Kiyoshi Makigawa, et al., "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme," VLSI Circuits. Dig. Tech. Papers, June. 2006, pp. 138-139.
  7. R. Grift. I. Rutten, M. Veen, "An 8-bit Video ADC Incorporating Folding and Interpolation Technique," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 944-953, Nov. 1987.
  8. Robert C. Taft, et al., "A 1.8-V 1.6-GSample/s 8-b Self-Calibrating Folding ADC With 7.26 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2107-2115, Dec. 2004.
  9. Hamid Movahedian, Mehrdad Sharif Bakhtiar, "A New Offset Cancellation Technique for Folding ADC," in Proc. IEEE ISCAS, vol 1, May. 2005, pp. 200-203.
  10. 김대윤, 문준호, 송민규, "Offset self-calibration 기법을 적용한 1.2V 7-bit 800MSPS Folding-Interpolation A/D 변환기의 설계," 대한전자공학회논문지, 47권, SD 편, 제3호, pp. 18-27, 2010년 3 월.
  11. 정승휘, 박재규, 황상훈, 송민규, "1.8V 8-bit 500MSPS Cascaded-Folding Cascaded- Interpolation CMOS A/D 변환기의 설계," 대한전자공학회 논문지, 제43권 SD편, 제5호, pp. 1-10, 2006년 5월.
  12. Hui pan, et al., "Signal folding in A/D Converters," IEEE Trans. on Circuits and Systems, vol. 51, no. 1, pp. 3-14, Jan. 2004.
  13. Cheng-Chung Hsu, et al., "A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS," VLSI Circuits. Dig. Tech. Papers, June. 2007, pp. 66-67.
  14. Michael Choi and Asad A. Abidi., "A 6-b 1.3-Gsample/s A/D Converter in 0.35-um CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1847-1858, Dec. 2001. https://doi.org/10.1109/4.972135
  15. Robert C. Taft, et al., "A 1.8-V 1.0-GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3294-3304, Dec. 2009. https://doi.org/10.1109/JSSC.2009.2032634