References
- S.Y. Kuo and W. Kent Fuchs, ""Efficient Spare Allocation for Reconfigurable Arrays,"" IEEE Des. Test, vol. 4, no. 1, 1987, pp. 24-31. https://doi.org/10.1109/MDT.1987.295111
- C.H. Huang et al., ""Built-In Redundancy Analysis for Memory Yield Improvement,"" IEEE Trans. Reliab., vol. 52, no. 4, Dec. 2003, pp. 386-399 https://doi.org/10.1109/TR.2003.821925
- M. Yang et al., ""A Novel BIRA Method with High Repair Efficiency and Small Hardware Overhead,"" ETRI J., vol. 31, no. 3, June 2009, pp. 339-341. https://doi.org/10.4218/etrij.09.0209.0024
- T. Kawagoe et al., ""A Built-In Self-Repair Analyzer (CRESTA) for Embedded DRAMs,"" Proc. Int. Test Conf., Oct. 2000, pp. 567-574.
- W. Jeong et al., ""A Fast Built-in Redundancy Analysis for Memories with Optimal Repair Rate Using a Line-Based Search Tree,"" IEEE Trans. Very Large Scale Integration, vol. 17, no. 12, Dec. 2009, pp. 1665-1678 https://doi.org/10.1109/TVLSI.2008.2005988
Cited by
- Yield Enhancement Techniques for 3D Memories by Redundancy Sharing among All Layers vol.34, pp.3, 2010, https://doi.org/10.4218/etrij.12.0111.0643
- A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction vol.22, pp.11, 2010, https://doi.org/10.1109/tvlsi.2013.2288637
- Fully Programmable Memory BIST for Commodity DRAMs vol.37, pp.4, 2010, https://doi.org/10.4218/etrij.15.0115.0040