References
- Yoon, J. W., Kim, J. W., Koo, J. M., Ha, S. S., Noh, B. I., Moon, W. C., Moon, J. H., and Jung, S. B., 2007, "Flip-chip Bonding Technology and Reliability of Electronic Packaging," Journal of KWJS, Vol. 25, No.2, pp. 108-117.
- Shin, Y. E., Kim, Y. S., Kim, J, M., and Chop, M. G., 2004, "The Thermal Fatigue Analysis and Life Evaluation of Solder Joint for Package using Darveaux," Journal of KWS, Vol. 22, No. 6, pp. 36-42.
- Shin, K H., Kim, H. T., and Jang, D. Y., 2007, "An Analysis on the Thermal Shock Characteristics of Pb-free Solder Joints and UBM in Flip Chip Packages," Journal of KSMTE, Vol.16 No. 5, pp. 134-139.
- Shin, K. H. and Kim, J. H., 2007, "Solid Modeling of UBM and IMC Layers in Flip Chip Packages," Journal of KSMTE, Vol. 16, No. 6, pp. 181-186.
- Darveaux, R., Islam, M. N., Singh, N., and Suhling, J. C., 2004, "Model for BGA and CSP Reliability in Automotive Underhood Application," IEEE Transaction on Components and Packaging Technologies, Vol. 27, No.3, pp. 585-593. https://doi.org/10.1109/TCAPT.2004.831824
- Ng, H. S., Tee, T. Y., Goh, K. Y., Luan, J. E., Reinikainen, T., Hussa, E., and Kujala, ,A., 2005, "Absolute and Relative Fatigue Life Prediction Methodology for Virtual Qualification and Design Enhancement of Lead-free BGA", IEEE Electronic Components and Technology Conf., pp. 1282-1291.
- Zhang, L., Sitaraman, R, Patwardhan, V., Nguyen, L., and Kelkar, N., 2003, "Solder Joint Reliability Model with Modified Darveaux's Equations for the micro SMD Wafer Level-Chip Scale Package Family," IEEE Electronic Components and Technology Conf., pp. 572-577.
- Darveaux, R, 2000, "Effect of Simulation Methodology on Solder Joint Crack Growth Correlation," Proc. 50th ECTC, pp. 1048-1063.
- Tseng, S. C., Chen, R. S., and Lio, C. C., 2006, "Stress Analysis of Lead-free Solders with Under Bump Metallurgy in a Wafer Level Chip Scale Package," International Journal of Advanced Manufacturing Technology, Vol. 31, No. 1-2, pp. 1-9. https://doi.org/10.1007/s00170-005-0165-z