한국컴퓨터정보학회논문지 (Journal of the Korea Society of Computer and Information)

한국컴퓨터정보학회 (Korean Society of Computer Information)
권호 표지
DOI QR코드

DOI QR Code

정수선형계획법을 이용한 이종가산기의 전력-지연시간곱 최적화

Power-Delay Product Optimization of Heterogeneous Adder Using Integer Linear Programming

  • 투고 : 2010.06.17
  • 심사 : 2010.07.26
  • 발행 : 2010.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 이종가산기구조에 근거한 이진가산기의 전력-지연시간곱의 최적화 방법론을 제안한다. 정수선형 계획법(Integer Linear Programming)에 의해 이종가산기의 전력-지연시간곱을 공식화하였다. 정수선형계획법의 사용을 위하여 최초의 전력-지연시간곱의 비선형수식을 선형수식으로 변환하는 기법을 채택하였다. 또한, 제안된 방법이 전력지연시간곱(Power-Delay Product)의 척도에서 기존가산기와 비교해 우월함을 실험결과를 통해 확인하였다.

In this paper, we propose a methodology in which a power-delay product of a binary adder is optimized based on the heterogeneous adder architecture. We formulate the power-delay product of the heterogeneous adder by using integer linear programming(ILP). For the use of ILP optimization, we adopt a transformation technique in which the initial non-linear expression for the power-delay product is converted into linear expression. The experimental result shows the superiority of the suggested method compared to the cases in which only conventional adder is used.

키워드

참고문헌

  1. Neve, A., Schettler, H., Ludwig, T., and Flandre, D.: "Power-Delay Product Minimization in High -Performance 64-bit Carry-Select Adders," IEEE Transactions on VLSI Systems, Vol. 12, pp. 235-244, Mar. 2004. https://doi.org/10.1109/TVLSI.2004.824305
  2. Zhu, Y., Liu, J., Zhu, H., Cheng, C. K.: "Timing- Power Optimization for Mixed-Radix Ling Adders by Integer Linear Programming," IEEE Transactions on VLSI Systems, Vol. 12, pp. 235-244, Mar. 2004. https://doi.org/10.1109/TVLSI.2004.824305
  3. Das, S., Khatri, S. P., : "Generation of the Optimal Bit-Width Topology of the Fast Hybrid Adder in a Parallel Multiplier," Proc. of the 13th International Conference of Integrated Circuit Design and Technology , pp. 49-54, May. 2007.
  4. Kwak, S., Har, D., Lee, J., and Lee, J.: "Design of Heterogeneous Adders Based on Power-Delay Tradeoffs," Proc. of the 5th IEEE International Symposium of Embedded Computing, pp.223-226, Bejing, China, Oct. 2008.
  5. Lee, J., Lee, J., Kim, S., and Kim, K.: "Design of Mutated Adder and Its Optimization Using ILP Formulation," IEICE Transactions on Information and Systems, Vol. E88-D, No.7, pp.1506-1508 Jul. 2007.
  6. http://lpsolve.sourceforge.net/5.0/index.htm
  7. Nagendra, C., Irwin, M., and Owens, R: "Power- Delay Characteristics of CMOS Adders," IEEE Transactions on VLSI Systems, Vol. 2, No. 3. pp. 377-381, Sept. 1994. https://doi.org/10.1109/92.311649
  8. Nagendra, C., Irwin, M., and Owens, R., "Areatime- power tradeoffs in parallel adders," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 43, pp. 689-702, Oct. 1996. https://doi.org/10.1109/82.539001
  9. Williams, H., "Model Building in Mathematical Programming," John Wiley, 1999, 4th Ed.
  10. Synopsys Corporation, "Datasheet : ANAM 0.18 micron, 1.8 volt Optimum Silicon SC Library," Aug.