References
- L. Whetsel, "Adapting scan architecture for low power operation," in Proceedings of the International Test Conference, pp. 863-872, Atlantic, Oct., 2000
- P. Rosinger, P. T. Gonciari, B. M. Al-Hashimi, and N. Nicolici, "Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip," IEE Electronic letters, 37, pp. 1434-1436, 2001 https://doi.org/10.1049/el:20010981
- Xiaodong Chen and Michael S. Hsiao, "Energy-efficient logic BIST based on state correlation analysis," in Proceedings of VLSI Test Symposium, pp. 267-272, Napa Valley, May, 2003
- R. Sankaralingam, R. R. Oruganti and N. A. Touba, "Static compaction techniques to control scan vector power dissipation," in Proceedings of VLSI Test Symposium, pp. 35-40, Montreal, May, 2000
- A. Chandra and K. Chakrabarty, "Combining low-power scan testing and test data compression for system-on-a-chip," in Proceedings of IEEE/ACM Design Automation Conference, pp. 166-169, Las Vegas, June, 2001
- Il-soo Lee, Yong Min Hur, and Tony Ambler, "The Efficient Multiple Scan Chain Architecture Reducing Power Dissipation and Test Time," 13th Asian Test Symposium, pp. 94-97, 2004
- Yongmin Hur, "Compression of test data for SOCs using a modified run-length method," in IEEE International Test Synthesis Workshop, Santa barbara, Apr. 2003
- A. Chandra and K. Chakrabarty, "Test data compression for system-on-a-chip using Golomb codes," in Proceedings of VLSI Test Symposium, pp. 113-120, Montreal, Apr., 2000
- A. Chandra and K. Chakrabarty, "Frequency- directed run-length(FDR) codes with application to system-on-a-chip test data compression," in Proceedings of VLSI Test Symposium, pp 42-47, Marina Del Rey, Mar., 2001
- A. Jas, J. Ghosh Dastidar, and N. Touba, "Scan vector compression/decompression using statistical coding," in Proceedings of VLSI Test Symposium, pp. 114-121, San Diego, Apr, 1999
- Mircea R. Stain and Wayne P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Systems, 3, pp. 49-58, 1995 https://doi.org/10.1109/92.365453
- I. Hamazaoglu and J. H. Patel, "Test set compaction algorithms for combinational circuits," in Proceedings of International Conference on CAD, pp. 283-289, San Jose, Nov., 1998
- P. T. Gonciari, B. M. Al-Hashimi, and N. Nicolici, "Improving compression ratio, area overhead, and test application time for system- on-a-chip test data compression/decompression," in Design, Automation and Test in Europe Conference, pp. 604-611, Paris, Mar., 2002