참고문헌
- X. Huang, W.C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.K. Choi, K. Asano, V. Subramanian, T.J. King, J. Bokor, and C. Hu, "Sub 50nm FinFET: PMOS," Technical Digest of IEDM, pp. 67-70, 1999
- B.S. Doyle, S. Datta, M. Doczy, S. Hareland, B Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, "High performance fully-depleted tri-gate CMOS transistors," IEEE Electron Device Letters, vol. 24, no. 4, pp. 263-265, 2003 https://doi.org/10.1109/LED.2003.810888
- J.T. Park, J.P. Colinge, and C.H. Diaz, "Pi-gate SOI MOSFETs," IEEE Electron Device Letters, vol. 22, no. 4, pp. 405-406, 2001 https://doi.org/10.1109/55.936358
- Yang, F.L. et al., "25 nm CMOS Omega FETs," Technical Digest of IEDM, pp. 255-258, 2002
- J.P. Colinge, M.H. Gao, A.R. Rodriguez, H. Maes, and C. Claeys, "Silicon-on-insulator gate-all-around device," Technical Digest of IEDM, pp. 595-598, 1990
- Y. Omura, S. Horiguchi, M. tabe, and K. Kishi, "Quantum-mechanical effects on the threshold voltage of ultrathin-SOI nMOSFETs," IEEE Electron Dev. Letters, vol. 14, no. 12, pp. 569-571, 1993 https://doi.org/10.1109/55.260792
- T. Poiroux, M. Vinet, O. Faynot, J. Widiez, J. Lolivier, T. Ernst, B. previtali, and S. Deleonibus, "Mutiple gate device: advantage and challenges," micrelectronic engineering, vol.80, pp. 378-385, 2005 https://doi.org/10.1016/j.mee.2005.04.095
- B.K. Ip, and J.R. brews, "Quantum effects upon drain current in a biased MOSFET," IEEE Trans. Electron Devices, vol. 45, no. 10, pp. 2213-2221, 1998 https://doi.org/10.1109/16.725256
- C. Pacha, K. von Arnim et. al., "Circuit design issues in muti-gate FET CMOS technologies," ISSCC digest of Techn., pp. 420-421, 2006
- Shin-ichi. Takagi, Junji Koga and Akira Toriumi, "Subband structure engineering for performance enhancement of Si MOSFETs," Technical Digest of IEDM, pp. 219-222, 1997
- Ken Uchida, Junji Koga, Ryuji Ohba, Toshinori Numata, and Shin-ichi Takagi, "Experimental evidence of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage of ultra-thin body SOI MOSFETs," Technical Digest of IEDM, pp. 633-636, 2001
- Lixin Ge, Francisco Gamiz, Glenn O. Workman, and Surya Veeraraghavan, "On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs," IEEE Trans. Electron Devices, vol. 53, no. 4, pp.753-758, 2006 https://doi.org/10.1109/TED.2006.871412
- J.A. Lopez-Villanueva, P. C. Cassinello, F. Gamiz, and A. J. Palma, "Effects of the inversion-layer centroid on the performance of double-gate MOSFETs", IEEE Trans. Electron Devices, vol. 47, no. 1, pp. 141-146, 2000 https://doi.org/10.1109/16.817579
- J.P. Colinge, J.C. Alderman, W. Xiong, and C.R. Cleavelin, "Quantum-mechanical effects in Trigate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 53, no. 5, pp. 1131-1136, 2006 https://doi.org/10.1109/TED.2006.871872
- D. Vasileska, D.K. Schroder, and D.K. Ferry, "Scaled silicon MOSFET's: degrdation of the total gate capacitance", IEEE Trans. Electron Devices, vol. 44, no. 4, pp. 584-587, 1997 https://doi.org/10.1109/16.563362
- A. Marchi, E. Gnani, S. Reggiani, M. Rudan and G. Baccarani, "Investigating the performance limits of silicon-nanowire and carbon-nanotube FETs," Solid State electronics, vol. 50, pp. 78-85, 2006 https://doi.org/10.1016/j.sse.2005.10.039