Journal of the Institute of Electronics Engineers of Korea TC (대한전자공학회논문지TC)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A Highly Linear and Efficient DMB CMOS Power Amplifier with Adaptive Bias Control and 2nd Harmonic Termination circuit

적응형 바이어스 조절 회로와 2차 고조파 종단 회로를 이용한 고선형성 고효율 DMB CMOS 전력증폭기

  • Choi, Jae-Won (Information and Telecommunication Engineering, Soongsil University) ;
  • Seo, Chul-Hun (Information and Telecommunication Engineering, Soongsil University)
  • 최재원 (숭실대학교 정보통신전자공학부) ;
  • 서철헌 (숭실대학교 정보통신전자공학부)
  • Published : 2007.01.25
Download PDF
⟨ Previous Next ⟩

Abstract

A DMB CMOS power amplifier (PA) with high efficiency and linearity is present. For this work, a 0.13-um standard CMOS process is employed and all components of the proposed PA are fully integrated into one chop including output matching network and adaptive bias control circuit. To improve the efficiency and linearity simultaneously, an adaptive bias control circuit is adopted along with second harmonic termination circuit at the drain node. The PA is shown a $P_{1dB}$ of 16.64 dBm, power added efficiency (PAE) of 38.31 %, and power gain of 24.64 dB, respectively. The third-order intermodulation (IMD3) and the fifth-order intermodulation (IMD5) have been -24.122 dBc and -37.156 dBc, respectively.

고효율과 고선형성을 갖는 DMB CMOS 전력증폭기가 제안되어 있다. 이 논문에서는 0.13-um 표준 CMOS 공정이 적용되어졌고 제안된 전력증폭기의 모든 구성 소자는 출력 정합 회로망과 적응형 바이어스 조절 회로를 포함하여 하나의 칩속에 완전히 집적되어졌다. 효율과 선형성을 동시에 개선시키기 위하여 적응형 바이어스 조절 회로가 드레인 노드에 위치한 2차 고조파 종단 회로와 함께 적용되어졌다. 전력증폭기는 각각 16.64 dBm의 $P_{1dB}$, 38.31 %의 효율 (PAE), 그리고 24.64 dB의 출력 이득을 보였다. 3차 혼변조왜곡 (IMD3)과 5차 혼변조왜곡 (IMD5)은 각각 -24.122 dBc, -37.156 dBc 이다.

Keywords

References

  1. Yorgos Palaskas, Stewart S. Taylor, Stefano Pellerano, Ian Rippke, Ralph Bishop, Ashoke Ravi, Hasnain Lakdawala, and K. Soumyanath, 'A 5-GHz 20-dBm Power Amplifier With Digitally Assisted AM-PM Correction in a 90-nm CMOS Process,' IEEE Journal of Solid-State Circuits, vol. 41, Issue 8, pp. 1757-1763, August 2006 https://doi.org/10.1109/JSSC.2006.877255
  2. YunSeong Eo and KwangDu Lee, 'High Efficiency 5GHz CMOS Power Amplifier with Adaptive Bias Control Circuit,' 2004 IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers, pp. 575-578, 6-8 June 2004 https://doi.org/10.1109/RFIC.2004.1320686
  3. Nuttapong Srirattana, Arvind Raghavan, Deukhyoun Heo,Phillip E. Allen, and Joy Laskar, 'Analysis and design of a high efficiency multistage Doherty power amplifier for wireless communications,' Microwave Theory and Techniques, IEEE Transactions on vol. 53, Issue 3, Part 1, pp. 852.860, March 2005 https://doi.org/10.1109/TMTT.2004.842505
  4. Yongwang Ding, Ramesh Harjani, 'A CMOS high efficiency +22 dBm linear power amplifier,' Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004, pp. 557-560, 3-6 October 2004
  5. Steve C. Cripps, RF Power Amplifiers for Wireless Communications, Artech House, 1999
  6. Peter B. Kenington, High-Linearity RF Amplifier Design Artech House, 2000
  7. Tirdad Sowlati, and Domine M.W. Leenaerts, 'A 2.4-GHz 0.18-um CMOS self-biased cascode power amplifier,' IEEE Journal of Solid-State Circuits, vol. 38, Issue 8, pp. 1318-1324, August 200 https://doi.org/10.1109/JSSC.2003.814417
  8. Jongchan Kang, Daekyu Yu, Kyoungjoon Min, and Bumman Kim, 'A ultra-high PAE Doherty Amplifier Based on 0.13-um CMOS Process,' IEEE Microwave and Wireless Components Letters, vol. 16, Issue9, pp. 505-507, September 2006 https://doi.org/10.1109/LMWC.2006.880703
  9. Weimin Zhang, Ee-Sze Khoo, Terry Tear, 'A Low Voltage Fully-Integrated 0.18 um CMOS Power Amplifier for 5 GHz WLAN,' Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European, pp. 215-218, 24-26 September 2002
  10. Yus Ko, William R. Eisenstadt, and James R. Paviol, 'Design and Optimization of a 5 GHz CMOS Power Amplifier,' Wireless and Microwave Technology, 2005. WAMICON 2005. The 2005 IEEE Annual Conference 2005, pp. 117-120, 2005 https://doi.org/10.1109/WAMIC.2005.1528397
  11. YunSeong Eo and KwangDu Lee, 'A Fully Integrated 24-dBm CMOS Power Amplifier for 802.11a WLAN Applications,' IEEE Microwave and Wireless Components Letters, vol. 14, Issue 11, pp. 504-506, November 2004 https://doi.org/10.1109/LMWC.2004.837080
  12. Yorgos Palaskas, Stewart S.Taylor, Stefano Pellerano, Ian Rippke, Ralph Bishop, Ashoke Ravi, Hasnain Lakdawala, and K. Soumyanath, 'A 5GHz Class-AB Power Amplifier in 90nm CMOS with Digitally-Assisted AM-PM Correction,' IEEE 2005 Custom Integrated Circuits Conference, pp. 813-816, 18-21 September 2005 https://doi.org/10.1109/CICC.2005.1568793