JSTS:Journal of Semiconductor Technology and Science

  • 제7권1호
  • /
  • Pages.43-50
  • /
  • 2007
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

A Low-Noise and Small-Size DC Reference Circuit for High Speed CMOS A/D Converters

  • 발행 : 2007.03.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In a high-speed flash style or a pipelining style analog-to-digital converter (A/D converter), the DC reference fluctuation caused by external noises becomes serious, as the sampling frequency is increased. To reduce the fluctuations in conventional A/D converters, capacitors have been simply used, but the layout area was large. Instead of capacitors, a low-noise and small-size DC reference circuit based on transmission gate (TG) is proposed in this paper. In order to verify the proposed technique, we designed and manufactured a 6-bit 2GSPS CMOS A/D converter. The A/D converter is designed with a 0.18um 1-poly 6-metal n-well CMOS technology, and it consumes 145mW at 1.8V power supply. It occupies the chip area of 977um by 1040um. The measured result shows that SNDR is 36.25 dB and INL/DNL is within 0.5LSB, even though the DC reference fluctuation is serious.

키워드

참고문헌

  1. Christian Paulus, Hans-Martin Bluthgen, Manuel Low, and Elisabeth Sicheneder, 'A 4GS/s 6b Flash ADC in 0.13um CMOS,' Digest of Technical Papers of VLSI Circuits Symposium, pp. 420-423, 2004
  2. Scholtens, and Vertregt M. 'A 6-b 1.6-Gsample/s flash ADC in 0.18um CMOS using averaging termination,' IEEE Journal of Solid-State Circuits, pp.1599-1609,2002 https://doi.org/10.1109/JSSC.2002.804334
  3. Jong-Bum Park, Sang-Min Yoo, Se-Won Kim, Young-Jae Cho, and Seung-Hoon Lee, 'A 10-b 150MSample/s 1.8V 123mW CMOS A/D converter With 400MHz Input Bandwidth,' IEEE Journal of Solid-State Circuit, Vol. 39, No.8, pp. 1335-1337,2004 https://doi.org/10.1109/JSSC.2004.831503
  4. Hui Pan, Segami M, Choi M, Ling Cao, and Abidi AA., 'A 3.3-V 12-b 50-MS/s A/D converter in $0.6-{\mu}m$ CMOS with over 80-dB SFDR,' IEEE Journal of Solid-State Circuits, pp. 1769-1780, 2000 https://doi.org/10.1109/4.890290
  5. Rudy van de Plassche, 'CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters', Kluwer Academic Publishers, pp. 107-112, 2000
  6. Behzad Razavi, 'Design of Analog CMOS Integrated Circuits,' McGraw Hill, pp. 405-423, 2002
  7. Compiet J, De Jong P, Wambacq P, Vandersteen G, Donnay S, Engels D.M, and Bolsens I, 'High-level modeling of a high-speed flash A/D converter for mixed-signal simulations of digital telecommunication front-ends,' Mixed-Signal Design, SSMSD Southwest Symposium, 2000 https://doi.org/10.1109/SSMSD.2000.836461
  8. Phillip E. Allen, and Douglas R. Holberg 'CMOS Analog Circuit Design,' 2nd Edition, 2003
  9. Ali Tangel, and Kyusun Choi, 'The CMOS Inverter as a Comparator in ADC Designs,' Journal of Analog Integrated Circuits and Signal Processing, Vol. 39, No.2, pp. 147-155, May, 2004 https://doi.org/10.1023/B:ALOG.0000024062.35941.23
  10. Vandenbussche J., Lauwers E., Uyttenhove K., Gielen G., and Steyaert M., 'Systematic design of a 200MSPS 8-bit interpolating A/D converter,' Design, Automation and Test in Europe Conference and Exhibition, pp. 357-361, 2002 https://doi.org/10.1109/DATE.2002.998298
  11. Hsu C W, and Kuo T H, '6-bit 500 MHz flash A/D converter with new design techniques,' Circuits, Devices and Systems lEE Proceedings, Volume 150, pp.460-464, 2003 https://doi.org/10.1049/ip-cds:20030604
  12. Behzard Razabi 'Principles of Data Conversion System Design,' IEEE PRESS, pp. 127-132, 1995