전자공학회논문지 IE

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Quaternary D Flip-Flop with Advanced Performance

개선된 성능을 갖는 4치 D-플립플롭

  • 나기수 (가톨릭대학교 정보통신전자공학부) ;
  • 최영희 (재능대학교 디지털정보전자과)
  • Published : 2007.06.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents quaternary D flip-flop with advanced performance. Quaternary D flip-flop is composed of the components such as thermometer code output circuit, EX-OR gate, bias inverter, transmission gate and binary D flip-flop circuit. The designed circuit is simulated by HSPICE in $0.35{\mu}m$ one-poly six-metal CMOS process parameters with a single +3.3V supply voltage. In the simulations, sampling frequencies is measured around 100MHz. The PDP parameters and FOM we estimated to be 59.3fJ, 33.7 respectively.

본 논문에서는 개선된 성능을 갖는 4치 D-플립플롭을 제안하였다. 제안된 4치 D 플립플롭은 뉴런모스를 기반으로 바이어스 인버터, 온도계 코드 출력회로, EX-OR 게이트, 전달 게이트를 이용하여 4치 항등 논리회로(Identity logic circuit)를 구성하고, 이를 2진의 RS 래치 회로와 결합하여 설계하였다. 설계된 회로들은 3.3V 단일 공급 전원에서 $0.35{\mu}m$ 1-poly 6-metal COMS 공정 파라미터 표준조건에서 HSPICE를 사용하여 모의실험 하였다. 모의실험 결과, 본 논문에서 제안된 4치 D 플립플롭은 100MHz 전후까지의 빠른 동작속도로 측정되었으며 PDP(Power dissipation-delay time product)와 FOM(Figure of merit)은 각각 59.3pJ과 33.7로 평가되어졌다.

Keywords

References

  1. T. Shibata and T. Ohmi, 'Neuron MOS Binary-logic integrated circuit Part I : Design fundamentals and Soft-Hardware-Logic circuit implementation,' IEEE Trans. Electron Device, vol. 40, no. 3, pp. 570-576, Mar. 1993 https://doi.org/10.1109/16.199362
  2. K. Kondo, H. Magata, M. Inaba, K. Tanno, and O. Ishizuka, 'Voltage-Mode Multi-Input MIN and MAX circuits for Multi-Valued logic circuits,' The Second JS-MVL2001, pp. 89-93, Miyazaki JAPAN, Aug. 2001
  3. K. W. Current, 'Design of a quaternary latch circuit using a binary CMOS RS latch,' Proc. 30th ISMVL, pp. 377-381, Portland, USA, May 2000
  4. T. Uemura, and T. Baba, 'A Three-Valued D Flip-Flop and shift register using Multiple-Junction surface tunnel transistors,' Proc. 31th ISMVL, pp. 89-93, Warsaw, Poland, May 2001
  5. M. Inaba, K. Tanno, and O. Ishizuka, 'Multi-Valued Flip-Flop with Neuron-CMOS NMIN circuits,' Proc. 32th ISMVL, pp. 282-288, Boston, USA, May 2002
  6. J. Shen, K. Tanno, and O. Ishizuka, 'Down literal circuit with Neuron-MOS transistors and its applications', Proc. 29th ISMVL, pp. 180-184 , Freiburg, Germany, May 1999
  7. M. Elgamel, T. Darwish, M. Bayoumi, 'Noise tolerant low power dynamic TSPCL D Flip-Flops,' Proc. IEEE CSAS 2002, pp. 80-85, Apr. 2002
  8. M.A. Do, X.P. Yu, J.G. Ma, K.S. Yeo, R. Wu, Q.X. Zhang, 'A 2㎓ programable counter with new Re-Loadable D Flip-Flop,' Conf. IEEE Electron Devices & Solid-state Circuits. 2003, pp. 269-272, Dec. 2003
  9. Y.Y. Sung, R.C. Chang, 'A novel CMOS Double-Edge triggered Flip-Flop for Low-Power applications,' Proc. IEEE ISCAS 2004, pp. 665-668, May 2004
  10. S.D. Shin, B.S. Kong, 'Variable sampling window Flip-Flops for Low-Power High-Speed VLSI,' Proc. IEE Devices & Systems, pp. 266-271, June 2005