1 |
K. W. Current, 'Design of a quaternary latch circuit using a binary CMOS RS latch,' Proc. 30th ISMVL, pp. 377-381, Portland, USA, May 2000
|
2 |
J. Shen, K. Tanno, and O. Ishizuka, 'Down literal circuit with Neuron-MOS transistors and its applications', Proc. 29th ISMVL, pp. 180-184 , Freiburg, Germany, May 1999
|
3 |
Y.Y. Sung, R.C. Chang, 'A novel CMOS Double-Edge triggered Flip-Flop for Low-Power applications,' Proc. IEEE ISCAS 2004, pp. 665-668, May 2004
|
4 |
K. Kondo, H. Magata, M. Inaba, K. Tanno, and O. Ishizuka, 'Voltage-Mode Multi-Input MIN and MAX circuits for Multi-Valued logic circuits,' The Second JS-MVL2001, pp. 89-93, Miyazaki JAPAN, Aug. 2001
|
5 |
M. Inaba, K. Tanno, and O. Ishizuka, 'Multi-Valued Flip-Flop with Neuron-CMOS NMIN circuits,' Proc. 32th ISMVL, pp. 282-288, Boston, USA, May 2002
|
6 |
M. Elgamel, T. Darwish, M. Bayoumi, 'Noise tolerant low power dynamic TSPCL D Flip-Flops,' Proc. IEEE CSAS 2002, pp. 80-85, Apr. 2002
|
7 |
S.D. Shin, B.S. Kong, 'Variable sampling window Flip-Flops for Low-Power High-Speed VLSI,' Proc. IEE Devices & Systems, pp. 266-271, June 2005
|
8 |
T. Shibata and T. Ohmi, 'Neuron MOS Binary-logic integrated circuit Part I : Design fundamentals and Soft-Hardware-Logic circuit implementation,' IEEE Trans. Electron Device, vol. 40, no. 3, pp. 570-576, Mar. 1993
DOI
ScienceOn
|
9 |
T. Uemura, and T. Baba, 'A Three-Valued D Flip-Flop and shift register using Multiple-Junction surface tunnel transistors,' Proc. 31th ISMVL, pp. 89-93, Warsaw, Poland, May 2001
|
10 |
M.A. Do, X.P. Yu, J.G. Ma, K.S. Yeo, R. Wu, Q.X. Zhang, 'A 2㎓ programable counter with new Re-Loadable D Flip-Flop,' Conf. IEEE Electron Devices & Solid-state Circuits. 2003, pp. 269-272, Dec. 2003
|