대한전자공학회논문지SD (Journal of the Institute of Electronics Engineers of Korea SD)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

PRML Read Channel용 고효율, 저전력 FIR 필터 칩

Highly Efficient and Low Power FIR Filter Chip for PRML Read Channel

  • 발행 : 2004.09.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문은 고효율, 저전력을 갖는 PRML 디스크 드라이브 읽기 채널용 6비트, 8탭의 FIR 필터 칩을 제안한다. 제안된 필터는 병렬처리 구조를 채택하고 있으며 4단의 파이프라인으로 구성되어 있다. 곱셈 연산을 위하여 수정 부스 알고리즘을 사용하였으며 덧셈 연산을 위하여 압축회로 로직을 사용하였다. 전력 소모를 줄이기 위하여 CMOS 패스-트랜지스터 로직을 사용하였으며 싱글-레일 로직을 이용하여 칩의 면적을 감소시켰다. 제안된 필터는 실제 칩으로 구현되었으며 3.3V 전원을 공급하여 100MHz에서 120mV의 전력을 소비하고 1.88×1.38 ㎟의 면적을 차지한다. 구현된 필터는 유사 선폭의 공정을 사용한 기존구조에 비해 약 11.7%의 전력이 감소하였다.

This paper proposes a high efficient and low power FIR filter chip for partial-response maximum likelihood (PRML) disk drive read channels; it is a 6-bit, 8-tap digital FIR filter. The proposed filter employs a parallel processing architecture and consists of 4 pipeline stages. It uses the modified Booth algorithm for multiplication and compressor logic for addition. CMOS pass-transistor logic is used for low power consumption and single-rail logic is used to reduce the chip area. The proposed filter is actually implemented and the chip dissipates 120mV at 100MHz, uses a 3.3V power supply and occupies 1.88 ${\times}$ 1.38 $\textrm{mm}^2$. The implemented filter requires approximately 11.7% less power compared with the existing architectures that use the similar technology.

키워드

참고문헌

  1. A. Taratorin, PRML: A Practical Approach. Mountain View, CA: Guzik Technical Enterprises, 1995
  2. E. Grochowski and R. F., Hoyt, 'Future trends in hard disk drives,' IEEE Trans. Magn., vol. 32, pp. 1850-1854, May 1995 https://doi.org/10.1109/20.492876
  3. J. D. Coker, R. L. Galbraith, G. J. Kerwin, and J. W. Rae, 'Implementation of PRML in a rigid disk drive,' IEEE Trans. Magn., vol. 27, pp. 4538-4543, Nov. 1991 https://doi.org/10.1109/20.278677
  4. R. D. Cideciyan, F. Dolivo, and R. Hermann, 'A PRML system for digital magnetic recording,' IEEE J. Select. Areas Commun., vol. 10, pp.38-56, Jan. 1992. https://doi.org/10.1109/49.124468
  5. T. D. Howell, W. L. Abbott, and K D. Fisher, 'Advanced read channels for magnetic disk drives,' IEEE. Trans. Magn., vol. 30, pp. 3807-3812, Nov. 1994 https://doi.org/10.1109/20.333910
  6. Seagate Technology. (2001). PRML: Seagate Uses Space Age Technology Today. [Online]. Available: http://www.seagate.com/support/kb/disc/tp/prml.html
  7. J. Hong, R. Wood, and D. Chan, 'An experimental 180 Mb/sec PRML channel for magnetic recording,' IEEE. Trans. Magn., vol. 27, pp. 4532-4537, Nov. 1991 https://doi.org/10.1109/20.278676
  8. H. Kobayashi and D. Tang, 'Application of probabilistic decoding to magnetic recording systems,' IBM J. Res. Dev., pp. 368-375, Jan. 1971
  9. C. S. H. Wong, J. C. Rudell, G. T. Uehara, and P. R. Gray, 'A 50 MHz eight-tap adaptive equalizer for partial-response channels,' IEEE J. Solid-State Circuits, vol. 30, pp. 228-233, Mar. 1905 https://doi.org/10.1109/4.364436
  10. D. J. Pearson, S. K. Reynolds, A. C. Megdanis, S. Gowda, K. R. Wrenner, M. Immediato, R. L. Galbraith, and H. J. Shin, 'Digital FIR filters for high speed PRMIL disk read channels,' IEEE J. Solid-State Circuits, vol. 30, pp. 1517-1522, Dec. 1905 https://doi.org/10.1109/4.482200
  11. H. J. Ki, W. H. Paik, I. C. Hwang, K. Y. Chae, J. S. Yoo, and S. W. Kim, 'A low power 8-Tap digital FIR filter for PRML read channels,' Int. J. Electron., vol. 87, pp. 445-455, Apr. 2000 https://doi.org/10.1080/002072100132101
  12. D. Moloney, J. O'Brien, E. O'Rourke, and F. Brianti, 'Low power 200-Msps, area-efficient, five-tap programmable FIR filter,' IEEE J. Solid-State Circuits, vol. 33, pp. 1134-1138, July 1998 https://doi.org/10.1109/4.701282
  13. G. Goto, A. Inoue, R. Ohe, S. Kashiwakura, S. Mitarai, T. Tsuru, and T. Izawa, 'A 4.1-ns compact 54x54-b multiplier utilizing sign-select booth encoders,' IEEE J. Solid-State Circuits, vol. 32, pp. 1676-1681, Nov. 1997 https://doi.org/10.1109/4.641687
  14. N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, 'A 4.4ns CMOS $54{\times} 54-b$ multiplier using pass-transistor multiplexer,' IEEE J. Solid-State Circuits, vol. 30, pp. 251-256, Mar. 1995 https://doi.org/10.1109/4.364439
  15. J. R. Choi, L. H. Jang, S. W. Jung, and J. H. Choi, 'Structureed design of a 288-Tap FIR filter by optimized partial product tree compression,' IEEE J. Solid-State Circuits, vol. 32, pp. 468-475, Mar. 1997 https://doi.org/10.1109/4.557651
  16. R.Zimmermann and W. Fichtner, 'Low-power logic styles: CMOS versus pass-transistor logic,' IEEE J. Solid-State Circuits, vol. 32, pp. 1079-1090, July 1997 https://doi.org/10.1109/4.597298
  17. L. E. Thon, P. Sutardja, F. S. Lai, and G. Coleman, 'A 240 MHz 8-tap digital FIR filter for disk-drive read-channels,' IEEE ISSCC Dig. Tech. Papers, pp. 82-83, Feb. 1995 https://doi.org/10.1109/ISSCC.1995.535285
  18. K. Muhammad, R. B. Staszewski, and P. T. Balsara, 'Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels,' IEEE Trans. on VLSI syst. vol. 9, pp. 42-51, Feb, 2001 https://doi.org/10.1109/92.920818
  19. B. G. Jo, J. Y. Kang, and Myung H. Sunwoo, 'A low power and area efficient FIR filter chip for PRML read channels,' in Proc. Int. Symp. Circuits Syst., May 2001, vol. 4, pp. 606-609 https://doi.org/10.1109/ISCAS.2001.922310
  20. J, Y. Kang, B. G. Jo and Myung H. Sunwoo, 'Implementation of an efficient FIR filter chip for PRML read channels,' in Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, Oct. 2001, pp. 201-208 https://doi.org/10.1109/SIPS.2001.957348
  21. M. H. Sunwoo, B. G. Jo, and J. Y. Kang, 'Finite impulse response filter for partial response maximum likelihood hard disk drive,' Korea Patent Application # 10-2001-0007555, Feb. 15, 2001
  22. Makoto Suzuki, 'A 1.5ns 32 b CMOS ALU in Double Pass-Transistor LOgic' IEEE journal of Solid-State circuits. vol. 28, NO. 11, pp. 1145-1150, November 1993 https://doi.org/10.1109/4.245595