Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Effect of Ge mole fraction and Strained Si Thickness on Electron Mobility of FD n-MOSFET Fabricated on Strained Si/Relaxed SiGe/SiO2/Si

Strained Si/Relaxed SiGe/SiO2/Si 구조 FD n-MOSFET의 전자이동에 Ge mole fraction과 strained Si 층 두께가 미치는 영향

  • 백승혁 (한양대학교 전자통신전파공학과) ;
  • 심태헌 (한양대학교 전자통신전파공학과) ;
  • 문준석 (한양대학교 전자통신전파공학과) ;
  • 차원준 (한양대학교 전자통신전파공학과) ;
  • 박재근 (한양대학교 전자통신전파공학과)
  • Published : 2004.10.01
Download PDF
⟨ Previous Next ⟩

Abstract

In order to enhance the electron mobility in SOI n-MOSFET, we fabricated fully depletion(FD) n-MOSFET on the strained Si/relaxed SiGa/SiO$_2$/Si structure(strained Si/SGOI) formed by inserting SiGe layer between a buried oxide(BOX) layer and a top silicon layer. The summated thickness of the strained Si and relaxed SiGe was fixed by 12.8 nm and then the dependency of electron mobility on strained Si thickness was investigated. The electron mobility in the FD n-MOSFET fabricated on the strained Si/SGOI enhanced about 30-80% compared to the FD n-MOSFET fabricated on conventional SOI. However, the electron mobility decreased with the strained Si thickness although the inter-valley phonon scattering was reduced via the enhancement of the Ge mole fraction. This result is attributed to the increment of intra-valley phonon scattering in the n-channel 2-fold valley via the further electron confinement as the strained Si thickness was reduced.

SOI 구조에서 형성된 MOS 트랜지스터의 장점과 strained Si에서 전자의 이동도가 향상되는 효과를 동시에 고려하기 위해 buried oxide(BOX)층과 Top Si층 사이에 Ge을 삽입하여 strained Si/relaxed SiGe/SiO₂Si 구조를 형성하고 strained Si fully depletion(FD) n-MOSFET를 제작하였다. 상부 strained Si층과 하부 SiGe층의 두께의 합을 12.8nm로 고정하고 상부 strained Si 층의 두께에 변화를 주어 두께의 변화가 electron mobility에 미치는 영향을 분석하였다. Strained Si/relaxed SiGe/SiO2/Si (strained Si/SGOI) 구조위의 FD n-MOSFET의 전자 이동도는 Si/SiO₂/Si (SOI) 구조위의 FD n-MOSFET 에 비해 30-80% 항상되었다. 상부 strained Si 층과 하부 SiGe 층의 두께의 합을 12.8nm 로 고정한 shrined Si/SGOI 구조 FD n-MOSFET에서 상부층 strained Si층의 두께가 감소하면 하부층 SiGe 층 두께 증가로 인한 Ge mole fraction이 증가함에 의해 inter-valley scattering 이 감소함에도 불구하고 n-channel 층의 전자이동도가 감소하였다. 이는 strained Si층의 두께가 감소할수록 2-fold valley에 있는 전자가 n-channel 층에 더욱더 confinement 되어 intra-valley phonon scattering 이 증가하여 전자 이동도가 감소함이 이론적으로 확인되었다.

Keywords

References

  1. Hiroki Sutoh, Kimjhiro Yamakoshi, 'A 0.25um CMOS/SIMOX PLL Clock Generator Embedded in a Gate Array LSI with a Locking Range of 5 to 500MHz', IEICE Trance. Electron. vol. E82-C, no.7, 1999
  2. Ping Chin Yeh, Jerry G. Fossum 'Physical Subthreshold MOSFET Modeling Applied to Viable Design of Deep-Submicrometer Fully Depleted SOI Low-Voltage CMOS Technology', IEEE Transaction on electron devices. vol. 42, no.9 ,1995 https://doi.org/10.1109/16.405274
  3. F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, T. Elewa, 'Double-gate silicon-oninsula tor transistor with volume inversion : A new device with greatly enhanced performance', IEEE Electron Device Lett., vol. EDL-8, p.410, 1987
  4. M. Haond, J. P. Colinge 'Analysis of drain breakdown voltage in SOI n-channel MOSFETs', IEEE Electron Deivce Lett., vol.25, p. 1640, 1989 https://doi.org/10.1049/el:19891099
  5. Colinge. J. P. 'Reduction of kink effect in thin film SOI MOSFETs' IEEE Electron Device Lett., vol.9, p.97, 1988 https://doi.org/10.1109/55.2052
  6. J. J. Welser, J. L. Hoyt, and J. F. Gibbons, 'Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect-trnsistor', IEEE Electron Device Lett., vol. 15, p. 100, 1994 https://doi.org/10.1109/55.285389
  7. Mizuno, T., Sugiyama, N., Tezuka, T., Numata, T., Takagi, S., 'High performance CMOS operation of strained-SOI MOSFETs using thin film SiGe-on-insulator substrate', VLSI Technology, 2002. Digest of Technical Papers. 2002 Symposium on , p. 106, 2002 https://doi.org/10.1109/VLSIT.2002.1015410
  8. T. Mizuno, N. Sugiyama, T. Tezuka, T. Numata, T.Maeda, and S. Takagi, 'Design for Scaled Thin Film Strained-SOI CMOS Devices with Higher Carrier Mobility', IEDM 2002, p.31 https://doi.org/10.1109/IEDM.2002.1175772
  9. Zhi-Yuan Cheng, et al. 'Electron Mobility Enhancement in Strained-si n-MOSFEFs Fabricated on SiCe-on-Insulator (SGOI) Substrates', IEEE Electron Deive Lett., vol. 22, p. 321, 2001 https://doi.org/10.1109/55.930678
  10. S. Takagi, 'Comparative study of phonon -limited mobility of two-dimensional electrons in strained and unstrained Si metal-oxide-semiconductor field-effect transistors', J Appl. Phys. vol. 80, p. 1567, 1996 https://doi.org/10.1063/1.362953
  11. M. Shoji 'Phonon-limited inversion layer electron mobility in extremely thin Si layer of silicon-on-insulator metal-oxide-semiconductor field-effect transistor', J Appl. Phys. vol. 82, p. 6096, 1997 https://doi.org/10.1063/1.366480