전자공학회논문지SC (Journal of the Institute of Electronics Engineers of Korea SC)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지

2진-4치 변환기 설계에 관한 연구

A Study on the Design of Binary to Quaternary Converter

  • 한성일 (인하대학교 전자공학과) ;
  • 이호경 (삼성전자 반도체설계연구실) ;
  • 이종학 (체육과학연구원) ;
  • 김흥수 (인하대학교 전자전기공학부)
  • 발행 : 2003.05.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 전압모드를 기초로 한 2진-4치 상호 변환기와 논리 게이트의 기본 소자라고 할 수 있는 4치 인버터회로를 설계하였다. 2진-4치 변환기는 2비트의 2진 신호를 입력으로 하여 1디지트의 4치 신호를 출력하는 회로이고 4치-2진 변환기는 1디지트의 4치 신호를 받아들여 2비트의 2진 신호를 출력하는 회로이며 Down-literal Circuit(DLC)블록과 2진 조합회로(CLC : Combinational Logic Circuit)블록으로 구성된다. 4치 인버터회로를 구현함에 있어서는 기준전압 생성 및 제어신호 생성을 모두 DLC를 사용하고 스위치 부분만을 일반 MOS로 사용하여 설계하였다. 설계된 회로들은 +3V 단일 공급 전원에서 0.35㎛ N-well doubly-poly four-metal CMOS technology의 파라미터를 사용한 Hspice를 이용하여 모의 실험을 하였다. 모의 실험 결과는 샘플링 레이트가 250MHz, 소비 전력은 0.6mW, 출력은 0.1V이내의 범위에서 전압레벨을 유지하는 결과를 보였다.

In this paper, Binary to Quaternary Converter(BQC), Quaternary to Binary Converter(QBC) and Quaternary inverter circuit, which is the basic logic gate, have been proposed based on voltage mode. The BQC converts the two bit input binary signals to one digit quaternary output signal. The QBC converts the one digit quaternary input signal to two bit binary output signals. And two circuits consist of Down-literal circuit(DLC) and combinational logic block(CLC). In the implementation of quaternary inverter circuit, DLC is used for reference voltage generation and control signal, only switch part is implemented with conventional MOS transistors. The proposed circuits are simulated in 0.35 ${\mu}{\textrm}{m}$ N-well doubly-poly four-metal CMOS technology with a single +3V supply voltage. Simulation results of these circuit show 250MHz sampling rate, 0.6mW power consumption and maintain output voltage level in 0.1V.

키워드

참고문헌

  1. G. Moore, in lEDM tech. Dig., p.11, 1975
  2. Hurst, S.L., 'Multiple-valued logic-its status and its future', IEEE Trans. On Computer, C-22, pp. 1160-1179, 1984 https://doi.org/10.1109/TC.1984.1676392
  3. K. Navi, A. Kazeminejad and D. Etiemble, 'Performance of CMOS Current Mode Full Adders', Proc. 23th ISMVL, pp. 27-34, May. 1993 https://doi.org/10.1109/ISMVL.1994.302223
  4. Satoshi Aragaki, Takahiro Hanyu and Tatsuo Higuchi, 'A Multiple Valued Content-Addressable Memory Using Logic- Valued Conversion and Threshold Functions', Proc. 23th ISMVL, pp. 170-175, May. 1993 https://doi.org/10.1109/ISMVL.1993.289564
  5. A. Jain, R. Bolton, and M. Abd-El-Barr, 'CMOS multiple valued logic design Part I : Circuit implementation', IEEE Trans. Circuit Syst., Vol. 40, pp. 503-514, Aug. 1993 https://doi.org/10.1109/81.242320
  6. Y. J Chang and C. L. Lee, 'Synthesis of multi-variable MVL functions using hybrid mode CMOS logic', Proc. 24th ISMVL, pp. 35-41. May. 1994 https://doi.org/10.1109/ISMVL.1994.302222
  7. K. W. Current, V. G. Oklobdzija, and D. Maksimovic, 'Low-Energy Logic Circuit Techniques for Multiple Valued Logic', Proc. 26th ISMVL, pp. 86-90, 1996 https://doi.org/10.1109/ISMVL.1996.508341
  8. Aryan Saed, Majid Ahmadi, Graham A.Jullien, 'Arithmetic Circuits for Analog Digits', Proc. 29th ISMVL, pp. 186-191, 1999 https://doi.org/10.1109/ISMVL.1999.779715
  9. A. Kazeminejad, K. Navi and D. Etiemble. 'CML Current mode full adders for 2.5V power supply', Proc. 23th ISMVL, pp. 10-14, 1993 https://doi.org/10.1109/ISMVL.1994.302210
  10. K. Wayne Current, 'Multiple Valued Logic: Current-Mode CMOS circuits', Proc. 23th ISMVL, pp. 176-181, 1993
  11. D. Etiemble and K. Navi, 'A Basis for the Comparison of Binary and m- Valued Current Mode Circuits: the Multioperand Addition with redundant Number Systems', Proc. 23th ISMVL, pp. 216-221. 1993 https://doi.org/10.1109/ISMVL.1993.289557
  12. Muhammad Nayyar Hasan, Mostafa Abd-El-Barr, 'New MVL-PLA Structures based on Current-Mode CMOS Technology', Proc. 26th ISMVL, pp. 98-103. 1996 https://doi.org/10.1109/ISMVL.1996.508343
  13. Tadashi Shibata, Tadahiro Ohmi, 'A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations', IEEE Trans. Electron device, Vol. 39, NO. 6, June 1992 https://doi.org/10.1109/16.137325
  14. Jing Shen, Koichi Tanno, Okihiko Ishizuka, 'Down Literal Circuit with Neuron-MOS Transistors and Its Applications', Proc. 29th ISMVL, pp. 180-184. 1999 https://doi.org/10.1109/ISMVL.1999.779714
  15. Jing Shen, Motoi Inaba, Koichi Tanno, Okihiko Ishizuka, 'Multi-Valued Logic Pass Gate network Using Neuron-MOS Transistors', Proc, 30th ISMVL, pp. 15-20, 2000 https://doi.org/10.1109/ISMVL.2000.848594
  16. Makoto Syuto, Jing Shen, Koichi Tanno and Okihiko Ishizuka, 'Multi-Input Variable-Threshold Circuits for Multi - Valued Logic Functions', Proc, 30th ISMVL, pp. 27-32, 2000 https://doi.org/10.1109/ISMVL.2000.848596
  17. Kota Mitsuya, Noriaki Muranaka, Sigeru Imanishi, 'A Composition of Full Adder using Neuron MOSFETs by Ternary Signed Digit Number Representation', Proc, The first Korea-Japan joint symposium, August 1999
  18. Makoto Syuto, Jing Shen, Koichi Tanno and Okihiko Ishizuka, 'Voltage-Mode Linear Summation Circuit with Neuron-MOS Transistors and Its Application to Multi-Valued Logic', Proc, The first Korea-Japan joint symposium, August 1999
  19. Konrad Lei, Zvonko G. Vranesic, 'Towards the Realization of 4-Valued Cmos Circuits' Proc, 22th ISMVL, pp. 104-110, 1992 https://doi.org/10.1109/ISMVL.1992.186784
  20. Andreas Herrfeld and Siegbert Hentschke, 'Quaternary Dynamic differential Logic With Application to Fuzzy-Logic Circuits', Proc. 27th ISMVL, pp. 215-220, 1997 https://doi.org/10.1109/ISMVL.1997.601400
  21. K. W. Current, 'Design of a Quaternary Latch Circuit Using a Binary CMOS RS Latch', Proc. 30th ISMVL, pp. 377 - 381, 2000 https://doi.org/10.1109/ISMVL.2000.848646
  22. Zheng Tang, Dwi Haudoko, 'VLSI design of a quaternary multiplier with direct generation of partial produces', Proc. 27th ISMVL, pp. 169-174, 1997 https://doi.org/10.1109/ISMVL.1997.601392
  23. Wei-Shang Chu and Wayne Current, 'Quaternary Multiplier Circuit', Proc. 24th ISMVL, pp. 15-16, 1994 https://doi.org/10.1109/ISMVL.1994.302225
  24. Claudio Moraga, Wenjun Wang, 'Evolutionary methods in the Design of Quaternary digital Circuits', Proc. 28th ISMVL, pp. 89-92, 1998 https://doi.org/10.1109/ISMVL.1998.679309
  25. Proc. 24th ISMVL Quaternary Multiplier Circuit Wei-Shang Chu;Wayne Current
  26. Proc. 28th ISMVL Evolutionary methods in the Design of Quaternary digital Circuits Claudio Maraga;Wenjun Wang