RC-class 연결선의 축소모형을 이용한 대수적지 연시간 계산법

Algebraic Delay Metric Using Reduced Models of RC Class Interconnects

  • 발행 : 2003.05.01

초록

This Paper analyses several model-order reduction methods and then proposes an improved n model and a new delay calculation method to be used in analyzing RC-class interconnects, which does not involve moment calculation processes. The proposed delay calculation method has been derived by combining the unproved $\pi$ model, the concept of effective capacitance and Elmore delay. This method has an advantage in that it can be applied in the calculation of end-to-end delay as well as incremental delay.

키워드

참고문헌

  1. 김석윤, VLSI 시스템 회로 연결선의 모형화 및 해석, 시그마프레스, 1999년
  2. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison Wesley Publishing Company, 1990
  3. C. L. Ratzlaff, S. Pullela and L. T. Pillage, 'Modeling the RC-interconnect effects in a hierarchical timing analyzer,' IEEE Custom Integrated Circuits Conference, 1992
  4. P. R. O'Brien and L. T. Savarino, 'Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation,' Intl. Conf on CAD, Nov. 1989
  5. A. B. Kahng and S. Mudddu, 'Efficient Gate Delay Modeling for Large Interconnect Loads,' IEE Multi-Chip Module Conf., Feb. 1996 https://doi.org/10.1109/MCMC.1996.510795
  6. Qinwei Xu , Mazumder,P., 'Efficient Macromodeling for On-chip Interconnects,' Proceedings of ASP-DAC 2002 https://doi.org/10.1109/ASPDAC.2002.994981
  7. W. C. Elmore, 'The transient response fo damped linear network with particular regard to wideband amplifiers,' J. Appl. Phys., vol.19, pp55-63, 1948 https://doi.org/10.1063/1.1697872
  8. A. B. Kahng and S. Muddu, 'An Analytical Delay Model for RLC interconnects,' IEEE Trans. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997 https://doi.org/10.1109/43.664231
  9. T. Lin, E. Acar and L. Pileggi, 'h-gamma: An RC delay metric based on a gamma distribution approximation to the homogeneous response,' in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, pp.19-25, Nov. 1998
  10. C. J. Alpert, A. Devgan, and C. Kashyap, 'RC Delay Metrics for Performance Optimization', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 20, pp571-582, May 2001 https://doi.org/10.1109/43.920682