1 |
H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison Wesley Publishing Company, 1990
|
2 |
P. R. O'Brien and L. T. Savarino, 'Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation,' Intl. Conf on CAD, Nov. 1989
|
3 |
김석윤, VLSI 시스템 회로 연결선의 모형화 및 해석, 시그마프레스, 1999년
|
4 |
Qinwei Xu , Mazumder,P., 'Efficient Macromodeling for On-chip Interconnects,' Proceedings of ASP-DAC 2002
DOI
|
5 |
C. L. Ratzlaff, S. Pullela and L. T. Pillage, 'Modeling the RC-interconnect effects in a hierarchical timing analyzer,' IEEE Custom Integrated Circuits Conference, 1992
|
6 |
A. B. Kahng and S. Mudddu, 'Efficient Gate Delay Modeling for Large Interconnect Loads,' IEE Multi-Chip Module Conf., Feb. 1996
DOI
|
7 |
W. C. Elmore, 'The transient response fo damped linear network with particular regard to wideband amplifiers,' J. Appl. Phys., vol.19, pp55-63, 1948
DOI
|
8 |
A. B. Kahng and S. Muddu, 'An Analytical Delay Model for RLC interconnects,' IEEE Trans. Computer-Aided Design, vol. 16, pp. 1507-1514, Dec. 1997
DOI
ScienceOn
|
9 |
C. J. Alpert, A. Devgan, and C. Kashyap, 'RC Delay Metrics for Performance Optimization', IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 20, pp571-582, May 2001
DOI
ScienceOn
|
10 |
T. Lin, E. Acar and L. Pileggi, 'h-gamma: An RC delay metric based on a gamma distribution approximation to the homogeneous response,' in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, pp.19-25, Nov. 1998
|