집적검증 기법을 채용한 하드웨어/소프트웨어 동시검증

Hardware/Software Co-verification with Integrated Verification

  • 이영수 (부산대학교 컴퓨터공학과) ;
  • 양세양 (부산대학교 컴퓨터공학과)
  • Lee, Young-Soo (Dept.of Computer Science Engineering, Busan National University) ;
  • Yang, Se-Yang (Dept.of Computer Science Engineering, Busan National University)
  • 발행 : 2002.06.01

초록

SOC(System On a Chip)에 대한 설계에서 설계 생산성을 향상시키기 위해서 가장 시급히 해결해야 할 과제가 하드웨어뿐만 아니라 소프트웨어가지도 함께 동시검증(co-verification)하여야 함으로서 설계검증에 과도하게 투입되는 비용과 시간을 줄이는 것이다. 본 논문에서는 이러한 설계검증 생산성을 효과적으로 높이기 위한 방법으로 HW/SW 동시검증을 수행할 수 있는 대표적인 두 방법들인 동시-시뮬레이션(co-simulation)과 동시-에뮬레이션(co-emulation)을 강하게 결합한 새로운 검증 방법인 집적 동시검증(integrated co-verification) 방법을 제안하였다. 또한, 상용화된 동시검증 툴인 Seamless CVE와 물리적 프로토타이핑 보드를 함께 사용하여 구성한 ARM/AMBA 플랫폼 기반의 집적 동시검증 환경을 직접 구성하고, 이를 이용하여 제안된 검증기법의 유용성을 실험적으로 확인하였다.

In SOC(System On a Chip) designs, reducing time and cast for design verification is the most critical to improve the design productivity. this is mainly because the designs require co-verifying HW together with SW, which results in the increase of verification complexity drastically. In this paper, to cope with the verification crisis in SOC designs, we propose a new verification methodology, so called integrated co-verification, which lightly combine both co-simulation and co-emulation in unified and seamless way. We have applied our integrated co-verification to ARM/AMBA platform-based co-verification environment with a commercial co-verification tool, Seamless CVE, and a physical prototyping board. The experiments has shown clear advantage of the proposed technique over conventional ones.

키워드

참고문헌

  1. Richard Foster, A Design Style to Simplify IP Integration and Verification, White Paper, VLSI Technology, Inc. (http://www.vlsi.com), 1999
  2. R. Klein, Miami, a Hardware/Software Co-verification System, in Proc. 7th IEEE Rapid Systems Prototyping Workshop, pp. 173-177, 1996
  3. M. Stanbro, Getting to the Bottom of HW/SW Co-verification performance Claims, Computer Design, Vol. 37, No. 12, pp. 65-67, Dec. 1998
  4. J. Babb, R. Tessier, M. Dahl, S. Hanano, D. Hoki, and A. Agarwal, Logic Emulation with Virtual Wires, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, June. 1997 https://doi.org/10.1109/43.640619
  5. J. Gateley et al., UltraSPARC-I emulation, in Proc. of Design Automation Conference, 1995 https://doi.org/10.1109/DAC.1995.250035
  6. R. Russell et al., Taking Co-verification To the Limit ARM Creates a Virtual Prototypes of its Latest Core Running Windows CE, White paper, Mentor Graphics (http://www.mentor.com/), 2001
  7. S. Chaudhuri et al., Hardware/Software Coverification of CDMA ASIC Designs, White paper, Mentor Graphics(http://www.mentor.com), 2001
  8. J. Lach et al., Efficient Error Detection, Localization, and Correction for EPGA-based Debugging, in Proc. of Design Automation Conference, 2000
  9. M. Kudlugi et al., A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification, in Proc. of Design Automation Conference, 2001
  10. S. Yang, Rapid Debugging Method in Rapid Prototyping Apparatus for Embedded Systems, PCT Patent Pending, 2001
  11. Seamless CVE Datasheet, Mentor Graphics (http://www.mentor.com/), 2001
  12. ARM Developer Suite User Manual, (http://www.arm.com/), 2001
  13. ARM Multi-ICE User Manual, ARM, (http://www.arm.com/), 2001
  14. 김동운 외 7인, Customer SoC 및 Application Software 개발을 동시에 진행할 수 있는 Platform 개발, 대한전자공학회 2001 SOC Design Conference 논문집, 2001
  15. MagicDebugger User Manual, Sevits Technology Inc. (http://www.sevits.com), 2001