대한전기학회논문지:전기물성ㆍ응용부문C (The Transactions of the Korean Institute of Electrical Engineers C)

대한전기학회 (The Korean Institute of Electrical Engineers)
권호 표지

패킷 방식의 DRAM에 적용하기 위한 새로운 강조 구동회로

A New Pre-Emphasis Driver Circuit for a Packet-Based DRAM

  • 김준배 (한양대 공대 전자전기컴퓨터공학부) ;
  • 권오경 (한양대 공대 전자전기컴퓨터공학부)
  • 발행 : 2001.04.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

As the data rate between chip-to-chip gets high, the skin effect and load of pins deteriorate noise margin. With these, noise disturbances on the bus channel make it difficult for receiver circuits to read the data signal. This paper has proposed a new pre-emphasis driver circuit which achieves wide noise margin by enlarging the signal voltage range during data transition. When data is transferred from a memory chip to a controller, the output boltage of the driver circuit reaches the final values through the intermediate voltage level. The proposed driver supplies more currents applicable to a packet-based memory system, because it needs no additional control signal and realizes very small area. The circuit has been designed in a 0.18 ${\mu}m$ CMOS process, and HSPICE simulation results have shown that the data rate of 1.32 Gbps be achieved. Due to its result, the proposed driver can achieved higher speed than conventional driver by 10%.

키워드

참고문헌

  1. Takashi Sato et al., A 5-GByte/s Data-Transfer Scheme with Bit-to-Bit Skew Control for Synchronous DRAM, IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 653 660, May 1999 https://doi.org/10.1109/4.760375
  2. RIMM Module Design Guide hTTP://www.rambus.com/developer/downloads/RimmModuleDesignGuide_100.pdf
  3. Jared L. Zerbe et al., 1.6 Gb/s/pin 4-PAM Signaling and Circuits for a Muti-Drop Bus, Symposium on VLSI Circuits Digest of Technical Papers, pp. 128-131, 2000 https://doi.org/10.1109/VLSIC.2000.852869
  4. William J. Dally, TransmiTTer Equalization for 4Gb/s Signaling. IEEE Micro, pp 48-56, Jan/Feb, 1997 https://doi.org/10.1109/40.566199
  5. David A. Johns et al., Integrated Circuits for Data transmission Over Twisted-Pair Channels, IEEE Journal of Solid-State Circuits, vol. 32, no. 3, pp. 398-406, March 1997 https://doi.org/10.1109/4.557638
  6. Albert X. Widmer et al., Single-Chip 4 500-MBd CMOS Transceiver, IEEE J. Solid-State Circuits, vol. 31, no. 12, pp.2004-2013, Dec. 1996 https://doi.org/10.1109/4.545824
  7. Alan Fiedler, A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis, ISSCC Digest of Technical Papers pp. 238-239, 1997 https://doi.org/10.1109/ISSCC.1997.585369
  8. 256/288-Mbit Direct RDRAM, hTTP://www.rambus.com/developer/downloads/rdram.25 6d.0105-1.1.book.pdf
  9. Rambus Corp. Direct Rambus Design Release: ReleaseD1-02 and Dell specification, Feb. 16, 2001
  10. Avant! Corp., HSPICE Users Manual, 1996