• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.33 no.8
• /
• pp.65-74
• /
• 2005

It is required for getting the ring laser gyro output purely related to the input rotation to eliminate the output of the modulated angular vibration from the ring laser signal. In this paper we discuss the dither stripping methods of compensating the ring laser signal by converting the rate signal of dither detector from voltage to frequency for a dither type ring laser gyro. We discuss the differential methods for getting rid of the offset of the V-F signal. And we develope the methods of compensating the phase differences between the ring laser signals and the V-F differential signals by using analog integrator and digital time delays. And also, we develope the gain calculation method by comparing the standard deviations of the ring laser signals with V-F differential signals. We implemented these methods and analyzed the effectiveness of these methods by comparing the dither trapping methods.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.16 no.2
• /
• pp.45-53
• /
• 2002

This paper presents an algorithm for the appropriate parameter selection of a power system stabilizer and power converters in two-area power systems with a series HVDC links. The method for PSS is one of the classical techniques by allocating properly poly-zero positions to fit as closely as desired the ideal phase lead and by changing the gain to produce a necessary damping torque. Proper parameter of power converters are obtained in order to have sufficient speed and stability margin to cope with changing reference values and disturbances based on the Root-locus technique. The small signal and transient stability studies using the PSS and power converters parameters obtained from these methods show that a natural oscillation frequency of the study case system is adequately damped. The simulation used in the paper was performed by the Power System Toolbox software program based on MATLAB.

• Journal of Biomedical Engineering Research
• /
• v.20 no.2
• /
• pp.205-212
• /
• 1999

When we want to observe and record a patient's EEG in an operating room, the operation of electrosurgical unit(ESU) causes undesirable artifacts with high frequency and high voltage. These artifacts make the amplifiers of the conventional EEG system saturated and prevent the system from measuring the EEG signal. This paper describes a high-performance bipolar EEG amplifier for a CSA (compressed spectral array ) system with reduced ESU artifacts. The designed EEG amplifier uses a balanced filter to reduce the ESU artifacts, and isolates the power supply and the signal source of the preamplifier from the ground to cut off the current from the ESU to the amplifier ground. To cancel the common mode noise in high frequency, a high CMRR(common mode rejection ratio) diffferential amplifier is used. Since the developed bipolar EEG amplifier shows high gain, low noise, high CMRR, high input impedance, and low thermal drift, it is possible to observe and record more clean EEG signals in spite of ESU operation. Therefore the amplifier may be applicable to a high-fidelity CSA system.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.26 no.8
• /
• pp.765-768
• /
• 2015

In this paper, two ports feeding a microstrip patch antenna using a quadrature hybrid circuit was proposed to enhance the bandwidth for the global positioning system(GPS). The square patch was designed, and the probe feeding was applied. The quadrature hybrid chip circuit for two-port feeding was designed, and output ports that have a 90-degree phase difference feed to the patch antenna. The designed patch and quadrature hybrid circuit were implemented on an FR4 board, and were combined. The measurement of the bandwidth within a voltage standing wave ratio(VSWR) of 2: 1 and axial ratio(AR) in 3dB were 29 %BW(1,230~1,700 MHz) and 15.87 %BW(1,400~1,650 MHz), respectively. The peak gain at the GPS center frequency was measured at 2.75 dBi in an anechoic chamber.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.38B no.6
• /
• pp.427-434
• /
• 2013

In this paper, the design and layout of a 2.5 Gbps arrayed VCSEL driver for optical transceiver having arrayed multi-channel of integrating module is confirmed. In this paper, a 4 channel 2.5 Gbps VCSEL (vertical cavity surface emitting laser) driver array with automatic optical power control is implemented using $0.18{\mu}m$ CMOS process technology that drives a $1550{\mu}m$ high speed VCSEL used in optical transceiver. To enhance the bandwidth of the optical transmitter, active feedback amplifier with negative capacitance compensation is exploited. We report a distinct improvement in bandwidth, voltage gain and operation stability at 2.5Gbps data rate in comparison with existing topology. The 4-CH chip consumes only 140 mW of DC power at a single 1.8V supply under the maximum modulation and bias currents, and occupies the die area of $850{\mu}m{\times}1,690{\mu}m$ excluding bonding pads.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.11 no.1
• /
• pp.84-92
• /
• 2000

A GaAs MESFET MMIC transmitter for 2.4 GHz wireless local loop handset is designed and fabricated. The transmitter consists of a double balanced active mixer and a two stage driver amplifier with voltage negative feedback. In particular, a pair of CS-CG(common source-common gate) structure compensates the reduction in dynamic range caused by unbalanced complementary IF input signals. And to suppress the leakage local power at RF port, the mixer is designed by using phase characteristic between the ports of MESFET. At the bias condition of 2.7 V and 55.2 mA, the fabricated MMIC transmitter with chip dimensions of $0.75\times1.75 mm^2$ obtains a measured conversion gain of 38.6 dB, output $P_{idB}$ of 11.6 dBm, and IMD3 at -5 dBm RF output power of -31.3 dBc. This transmitter is well suited for WLL handset.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.2
• /
• pp.220-223
• /
• 2016

This letter proposes a low noise amplifier which has low noise figure and high linearity simultaneously using a cascode structure with an additional transistor. The proposed structure minimizes the noise source by using optimizing transistor sizes and also improves linearity from the current bleeding technique. The device was fabricated in a $0.5{\mu}m$ GaAs pHEMT process and has noise figure of 1.1 dB, a voltage gain of 15.0 dB, an $OIP_3$ of 30.8 dBm and an input/output return loss of 11.6 dB/10.4 dB from 1.8 to 2.6 GHz.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.14 no.3
• /
• pp.251-259
• /
• 2009

In this paper, a contactless power supply using half-bridge series resonant converter that achieves ZVS operation of main switches and ZCS operation of secondary side diodes is proposed. Since the proposed contactless power supply using half-bridge series resonant converter operates with lower switching frequency than the resonant frequency, it can achieve ZCS operation of secondary side diodes due to discontinuous resonant current. And it is also possible to control the converter in narrow frequency range and to obtain high voltage gain, which, in turn, offers low turns ratio for the transformer and high efficiency. Based on the theoretical analysis and simulation results, the 3.15W prototype is built and the final experimental results are described.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.4A
• /
• pp.415-422
• /
• 2004

DSRC provides high speed radio link between Road Side Equipment and On-Board Equipment within the narrow communication area. In this paper, a 5.8 GHz down-conversion mixer for DSRC communication system was designed and fabricated using 0.8 ${\mu}{\textrm}{m}$ SiGe HBT process technology and RF/LO matching circuits, RF/LO input balun circuits, and If output balun circuit were all integrated on chip. The chip size of fabricated mixer was 1.9 mm${\times}$1.3 mm and the measured performance was 7.5 ㏈ conversion gain, －2.5 ㏈m input IP3, 46 ㏈ LO to RF isolation, 56 ㏈ LO to IF isolation, current consumption of 21 mA for 3.0 V supply voltage.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.30 no.4A
• /
• pp.350-357
• /
• 2005

DSRC provides high speed radio link between Road Side Equipment and On-Board Equipment within the narrow communication area. In this paper, a 5.8 GHz up-conversion mixer for DSRC communication system was designed and fabricated using 0.8 m SiGe HBT process technology and IF/LO/RF matching circuits, IF/LO input balun circuits, and RP output balun circuit were all integrated on chip. The chip size of fabricated mixer was $2.7mm\times1.6mm$ and the measured performance was 3.5 dB conversion gain, -12.5 dBm output IP3, 42 dB LO to If isolation, 38 dB LO to RF isolation, current consumption of 29 mA for 3.0 V supply voltage.