• Title/Summary/Keyword: video CODEC

Search Result 315, Processing Time 0.029 seconds

Video Quality Improvement Method of Up-sampling Video by Relationship of Intra Prediction Data and DCT Coefficient (화면 내 예측 정보와 DCT 계수의 관계에 의한 상향 표본화 영상의 화질 개선 방법)

  • Lee, Yoon-Soo
    • Journal of the Korea Society of Computer and Information
    • /
    • v.16 no.7
    • /
    • pp.59-65
    • /
    • 2011
  • Korea DMB Service is popularized, and is used by many users. But latest display devices compared to the DMB content resolution support higher resolution and a variety of video resampling technologies has been used. Generally, subjective video quality is determined by object recognition rate in video, and increased as the edge space between objects are more clear. An edge is the boundary between an object and the background, and indicates the boundary between overlapping objects. the predicted direction in intra prediction used in H.264/AVC has the similarity up to 80% for the edge information. In the study, we propose an effective up-sampling mothed using the edge information that is extracted for the relationship between the intra prediction data and the DCT coefficient data of H.264 video encoding.

Dual Codec Based Joint Bit Rate Control Scheme for Terrestrial Stereoscopic 3DTV Broadcast (지상파 스테레오스코픽 3DTV 방송을 위한 이종 부호화기 기반 합동 비트율 제어 연구)

  • Chang, Yong-Jun;Kim, Mun-Churl
    • Journal of Broadcast Engineering
    • /
    • v.16 no.2
    • /
    • pp.216-225
    • /
    • 2011
  • Following the proliferation of three-dimensional video contents and displays, many terrestrial broadcasting companies have been preparing for stereoscopic 3DTV service. In terrestrial stereoscopic broadcast, it is a difficult task to code and transmit two video sequences while sustaining as high quality as 2DTV broadcast due to the limited bandwidth defined by the existing digital TV standards such as ATSC. Thus, a terrestrial 3DTV broadcasting with a heterogeneous video codec system, where the left image and right images are based on MPEG-2 and H.264/AVC, respectively, is considered in order to achieve both high quality broadcasting service and compatibility for the existing 2DTV viewers. Without significant change in the current terrestrial broadcasting systems, we propose a joint rate control scheme for stereoscopic 3DTV service based on the heterogeneous dual codec systems. The proposed joint rate control scheme applies to the MPEG-2 encoder a quadratic rate-quantization model which is adopted in the H.264/AVC. Then the controller is designed for the sum of the left and right bitstreams to meet the bandwidth requirement of broadcasting standards while the sum of image distortions is minimized by adjusting quantization parameter obtained from the proposed optimization scheme. Besides, we consider a condition on maintaining quality difference between the left and right images around a desired level in the optimization in order to mitigate negative effects on human visual system. Experimental results demonstrate that the proposed bit rate control scheme outperforms the rate control method where each video coding standard uses its own bit rate control algorithm independently in terms of the increase in PSNR by 2.02%, the decrease in the average absolute quality difference by 77.6% and the reduction in the variance of the quality difference by 74.38%.

Reusable HEVC Design in 3D-HEVC

  • Heo, Young Su;Bang, Gun;Park, Gwang Hoon
    • ETRI Journal
    • /
    • v.38 no.5
    • /
    • pp.818-828
    • /
    • 2016
  • This paper proposes a reusable design for the merging process used in three-dimensional High Efficiency Video Coding (3D-HEVC), which can significantly reduce the implementation complexity by eliminating duplicated module redundancies. The majority of inter-prediction coding tools used in 3D-HEVC are utilized through a merge mode, whose extended merging process is based on built-in integration to completely wrap around the HEVC merging process. Consequently, the implementation complexity is unavoidably very high. To facilitate easy market implementation, the design of a legacy codec should be reused in an extended codec if possible. The proposed 3D-HEVC merging process is divided into the base merging process of reusing HEVC modules and reprocessing process of refining the existing processes that have been newly introduced or modified for 3D-HEVC. To create a reusable design, the causal and mutual dependencies between the newly added modules for 3D-HEVC and the reused HEVC modules are eliminated, and the ineffective methods are simplified. In an application of the proposed reusable design, the duplicated reimplementation of HEVC modules, which account for 50.7% of the 3D-HEVC merging process, can be eliminated while maintaining the same coding efficiency. The proposed method has been adopted as a normative coding tool in the 3D-HEVC international standard.

An Implementation of a PCI Interface for H.264/AVC Encoder (H.264/AVC 인코더 용 PCI 인터페이스의 구현)

  • Park, Kyoung-Oh;Kim, Tae-Hyun;Hwang, Seung-Hoon;Hong, You-Pyo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.35 no.9A
    • /
    • pp.868-873
    • /
    • 2010
  • H.264/AVC video compression standard has been adopted for DMB, digital TV and various next generation broadcasting, communication and consumer electronics applications, and modern DVR system is also based on H.264/AVC standard. Although PC-based DVRs use PCI bus for main interface typically, H.264/AVC codec for SOCs use AHB bus for host interface. In this paper, we present an implementation of PCI to AHB interface module for H.264/AVC codec to efficiently communicate with a PC and experimental results.

Repetitive Delivery Scheme for Left and Right Views in Service-Compatible 3D Video Service

  • Yun, Kugjin;Cheong, Won-Sik;Lee, Jinyoung;Kim, Kyuheon;Lee, Gwangsoon;Hur, Namho
    • ETRI Journal
    • /
    • v.36 no.2
    • /
    • pp.264-270
    • /
    • 2014
  • This paper introduces a novel repetitive delivery scheme for the left and right views in service-compatible (SC) 3D video that provides full backward compatibility to a legacy DTV system while retaining HD 3D visual quality without additional bandwidth or a codec over the legacy broadcasting channel. The proposed SC delivery scheme transmits individual view sequences of a 3D video in interlaced form, that is, a left-view sequence of a 3DTV program to be used repeatedly is transmitted first and stored locally, and the right-view sequence of the 3D program is then transmitted. This paper specifically describes the signaling, synchronization, and storage format methods used to validate the proposed SC delivery scheme. The experiment results show that the proposed SC delivery scheme can be effectively applied for an SC 3DTV service without degrading the DTV quality using only legacy DTV platforms.

Detection of Frame Deletion Using Coding Pattern Analysis (부호화 패턴 분석을 이용한 동영상 삭제 검출 기법)

  • Hong, Jin Hyung;Yang, Yoonmo;Oh, Byung Tae
    • Journal of Broadcast Engineering
    • /
    • v.22 no.6
    • /
    • pp.734-743
    • /
    • 2017
  • In this paper, we introduce a technique to detect the video forgery using coding pattern analysis. In the proposed method, the recently developed standard HEVC codec, which is expected to be widely used in the future, is used. First, HEVC coding patterns of the forged and the original videos are analyzed to select the discriminative features, and the selected feature vectors are learned through the machine learning technique to model the classification criteria between two groups. Experimental results show that the proposed method is more effective to detect frame deletions for HEVC-coded videos than existing works.

Implementation of an AMBA-Based IP for H.264 Transform and Quantization (H.264 변환 및 양자화 기능을 갖는 AMBA 기반 IP 구현)

  • Lee, Seon-Young;Cho, Kyeong-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.10 s.352
    • /
    • pp.126-133
    • /
    • 2006
  • This paper describes an AMBA-based IP to perform forward and inverse transform and quantization required in the H.264 video compression standard. The transform and quantization circuit was optimized for area and performance. The AHB wrapper was added to the circuit for the AMBA-based operation. The user of the IP can specify how long the bus may be occupied by the IP and also where the video data are stored in the external memory. The function of the proposed IP based on AMBA Specification was verified on the platform board with Xilinx FPGA and ARM9 processor. We fabricated an MPW chip using $0.25{\mu}m$ standard cells and observed its correct operations on silicon.

Parallel Deblocking Filter Based on Modified Order of Accessing the Coding Tree Units for HEVC on Multicore Processor

  • Lei, Haiwei;Liu, Wenyi;Wang, Anhong
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.11 no.3
    • /
    • pp.1684-1699
    • /
    • 2017
  • The deblocking filter (DF) reduces blocking artifacts in encoded video sequences, and thereby significantly improves the subjective and objective quality of videos. Statistics show that the DF accounts for 5-18% of the total decoding time in high-efficiency video coding. Therefore, speeding up the DF will improve codec performance, especially for the decoder. In view of the rapid development of multicore technology, we propose a parallel DF scheme based on a modified order of accessing the coding tree units (CTUs) by analyzing the data dependencies between adjacent CTUs. This enables the DF to run in parallel, providing accelerated performance and more flexibility in the degree of parallelism, as well as finer parallel granularity. We additionally solve the problems of variable privatization and thread synchronization in the parallelization of the DF. Finally, the DF module is parallelized based on the HM16.1 reference software using OpenMP technology. The acceleration performance is experimentally tested under various numbers of cores, and the results show that the proposed scheme is very effective at speeding up the DF.

Implementation of a B-ISDN terminal adapter supporting for integrated services (통합 서비스를 지원하는 B-ISDN 정합 장치의 구현)

  • 성정식;유재호;이문우;김도영
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.1 no.1
    • /
    • pp.35-46
    • /
    • 1997
  • This paper describes a B-ISDN terminal adapter which provides B-ISDN adaptation functions for conventional services such as N-ISDN, video, connectionless data service in the ATM based B-ISDN. These services are provided individually or simultaneously. The B-ISDN terminal adapter offers interfaces of N-ISDN, video codec, Ethernet for supporting conventional services. And it provides various types of services which are available in conventional terminals and networks through B-ISDN. The AAL type 1 is used for N-ISDN and video services, the AAL type 3/4 and 5 are used for LAN service.

  • PDF

BLOCK-BASED ADAPTIVE BIT ALLOCATION FOR REFENCE MEMORY REDUCTION

  • Park, Sea-Nae;Nam, Jung-Hak;Sim, Dong-Gy;Joo, Young-Hun;Kim, Yong-Serk;Kim, Hyun-Mun
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2009.01a
    • /
    • pp.258-262
    • /
    • 2009
  • In this paper, we propose an effective memory reduction algorithm to reduce the amount of reference frame buffer and memory bandwidth in video encoder and decoder. In general video codecs, decoded previous frames should be stored and referred to reduce temporal redundancy. Recently, reference frames are recompressed for memory efficiency and bandwidth reduction between a main processor and external memory. However, these algorithms could hurt coding efficiency. Several algorithms have been proposed to reduce the amount of reference memory with minimum quality degradation. They still suffer from quality degradation with fixed-bit allocation. In this paper, we propose an adaptive block-based min-max quantization that considers local characteristics of image. In the proposed algorithm, basic process unit is $8{\times}8$ for memory alignment and apply an adaptive quantization to each $4{\times}4$ block for minimizing quality degradation. We found that the proposed algorithm could improve approximately 37.5% in coding efficiency, compared with an existing memory reduction algorithm, at the same memory reduction rate.

  • PDF