• Journal of the Microelectronics and Packaging Society
• /
• v.9 no.4
• /
• pp.25-29
• /
• 2002

We have fabricated a vertical trench Hall device which is sensitive to the magnetic field parallel to the sensor surface. The vertical trench Hall device has been built on SOI wafer which is produced by silicon direct bonding technology using bulk micromachining, where buried $SiO_2$ layer and surround trench define active device volume. Sensitivity up to 150 V/AT has been measured.

• Proceedings of the KIEE Conference
• /
• 2002.07c
• /
• pp.2023-2025
• /
• 2002

We have fabricated a novel vertical trench-Hall device sensitive to the magnetic field parallel to the sensor chip surface. The vertical trench-Hall device is built on SOI wafer which is produced by silicon direct bonding technology using bulk micromachining, where buried $SiO_2$ layer and surround trench define active device volume. Sensitivity up to 350 V/AT is measured.

• Proceedings of the KIEE Conference
• /
• 2002.11a
• /
• pp.251-253
• /
• 2002

We have fabricated a novel Vertical Trench Hall-Effect Device sensitive to the magnetic field parallel to the sensor chip surface for non-contact angular position sensing applications. The Vertical Trench Hall-Effect Device is built on SOI wafer which is produced by silicon direct bonding technology using bulk micromachining, where buried $SiO_2$ layer and surround trench define active device volume. Sensitivity up to 150 V/AT is measured.

• Journal of electromagnetic engineering and science
• /
• v.18 no.1
• /
• pp.35-40
• /
• 2018

This study presents a vertical-type CMOS Hall device with improved sensitivity to detect a 3D magnetic field in various types of sensors or communication devices. To improve sensitivity, trenches are implanted next to the current input terminal, so that the Hall current becomes maximum. The effect of the dimension and location of trenches on sensitivity is simulated in the COMSOL simulator. A vertical-type Hall device with a width of $16{\mu}m$ and a height of $2{\mu}m$ is optimized for maximum sensitivity. The simulation result shows that it has a 23% better result than a conventional vertical-type CMOS Hall device without a trench.