• Title/Summary/Keyword: serial test

Search Result 346, Processing Time 0.028 seconds

Implementation of 1.5Gbps Serial ATA (1.5Gbps 직렬 에이티에이 전송 칩 구현)

  • 박상봉;허정화;신영호;홍성혁;박노경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.7
    • /
    • pp.63-70
    • /
    • 2004
  • This paper describes the link layer and physical layer of the Serial ATA which is the next generation for parallel ATA specification that defines data transfer between PC and peripheral storage devices. The link layer consists of CRC generation/error detection, 8b/10b decoding/encoding, primitive generation/detection block. For the physical layer, it includes CDR(Cock Data Recovery), transmission PLL, serializer/de-serializer. It also includes generation and receipt of OOB(Out-Of-Band) signal, impedance calibration, squelch circuit and comma detection/generation. Additionally, this chip includes TCB(Test Control Block) and BIST(Built-In Selt Test) block to ease debugging and verification. It is fabricated with 0.18${\mu}{\textrm}{m}$ standard CMOS cell library. All the function of the link layer operate properly. For the physical layer, all the blocks operate properly but the data transfer is limited to the 1.28Gbps. This is doe to the affection or parasitic elements and is verified with SPICE simulation.

Development of Test Equipment for KSLV-I Upper Stage (KSLV-I 상단부 시험장비(UTE) 설계 및 개발)

  • Kim, Kwang-Soo;Lee, Soo-Jin;Chung, Eui-Seung;Park, Jeong-Joo
    • Aerospace Engineering and Technology
    • /
    • v.6 no.2
    • /
    • pp.171-179
    • /
    • 2007
  • The Test Equipment for the upper stage of KSLV-I has following functions via umbilical cable interface; external power supply, command output such as discrete and analog, data acquisition, CS-I interface simulation for first stage of KSLV-I and RS-422 serial communication for PDU. The main purpose of UTE is the experiment or function verification of system-level upper stage. To realize this system, we used PXI control system. The UTE is consisted of the PXI control system, power supply, terminal block, internal harness, connector panel and so on. The software functions of UTE are classified by four blocks. These are Discrete/Analog I/O control, PDU RS-422 serial communication control, power supply GPIB control and UTE remote control. In this paper, we will describe the design on the hardware and software of UTE.

  • PDF

A Study on protocol analysis between KTX control system and sub-devices (고속열차(KTX)제어시스템과 하부장치간 프로토콜 분석연구)

  • Kim, Hyeong-In;Jung, Sung-Youn;Kim, Hyun-Shik;Jung, Do-Won;Kim, Chi-Tae;Kim, Dong-Hyun
    • Proceedings of the KSR Conference
    • /
    • 2007.11a
    • /
    • pp.179-186
    • /
    • 2007
  • KTX control systems mutually control OBCS, ATC, MBU, TECA, MDT, ABU, HVAC, TRAE, PID and FDTR, KTX OBCS as master, and controls other sub-control devices as slave, using various serial lines. In order to analyze physical structure of various serial link lines and mutual data transmission structure, serial line analyzer is used in many ways. To use serial line analyzer, prior and professional technics about High Speed Train and experience of using device are necessary. In spite of difficult situation of space and environment where we work for maintenance of High Speed Train, in presenting basic structure about physical connection method aquired by sub-device serial line data collection and about communication data analysis, I hope that this research will be helpful for the person who work for similar area. Also, I hope that this research will help diagnostic work of High Speed Train, which is necessary for test run of independently developed High Speed Train.

  • PDF

Comparison of Thermal Recovery Characteristics of Hybrid Type Model Gas Interrupters According to the Arrangement of Thermal Expansion Chamber and Puffer Cylinder (팽창실과 파퍼 실린더의 배열형태에 따른 복합소호 모델 가스차단부의 열적회복특성 비교)

  • Song Ki-Dong;Chong Jin-Kyo;Park Kyong-Yop
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.53 no.12
    • /
    • pp.725-731
    • /
    • 2004
  • In this study, the three type hybrid interrupters according to the arrangement of the thermal expansion chamber and the puffer cylinder(they are called 'serial type', 'parallel/exchanged type', and 'parallel/separated type' respectively in this work) were designed and manufactured. This paper presents the tested results of the thermal recovery characteristics on the interrupters using a simplified synthetic test facility. The 'serial type' hybrid interrupter which is to obtain more easily the pressure rise for the thermal recovery compared with the others has the best capability in the thermal recovery characteristics. In order to investigate the stress on the operating mechanism, the distortion of the stroke wave in on-load test was examined to the stroke curve in no-load test. The biggest distortion was occurred in the 'parallel/exchanged type' hybrid interrupter. Finally, the small interruption capability on the three type interrupters was estimated by a theoretical form and the 'parallel/separated type' hybrid interrupter has the advantage of the others in the view of structure.

A Generic BIST Builder of Multiple RAM Modules Embedded in ASIC Chips (ASIC에 실장되는 다중 RAM 모듈 테스트룰 위한 BIST 회로 생성기의 구현)

  • Chang, Jong-Kwon
    • The Transactions of the Korea Information Processing Society
    • /
    • v.5 no.6
    • /
    • pp.1633-1638
    • /
    • 1998
  • In this paper we propose a generic BIST builder for the Embedded Multiple HAM modules in ASICs, The BlST circuitry is automatically generated according to the specification of the target RAM Modules and the applying test algorithms to them. The lJIST is designed using the TOP-DOWN technique and, thus, has the several advantages in the area of the selection of test algorithm, the development of the circuitry, and the reuse of the circuitry, In addition, we have modified the existing serial interiacing approach to obtain smaller additional BlST circuitry and higher fault coverage and better B1ST sharing of the target RAM Modules in ASICs.

  • PDF

Estimation of BDI Volatility: Leverage GARCH Models (BDI의 변동성 추정: 레버리지 GARCH 모형을 중심으로)

  • Mo, Soo-Won;Lee, Kwang-Bae
    • Journal of Korea Port Economic Association
    • /
    • v.30 no.3
    • /
    • pp.1-14
    • /
    • 2014
  • This paper aims at measuring how new information is incorporated into volatility estimates. Various GARCH models are compared and estimated with daily BDI(Baltic Dry Index) data. While most researchers agree that volatility is predictable, they differ on how this volatility predictability should be modelled. This study, hence, introduces the asymmetric or leverage volatility models, in which good news and bad news have different predictability for future. We provide the systematic comparison of volatility models focusing on the asymmetric effect of news on volatility. Specifically, three diagnostic tests are provided: the sign bias test, the negative size bias test, and the positive size bias test. From the Ljung-Box test statistic for twelfth-order serial correlation for the level we do not find any significant serial correlation in the unpredictable BDI. The coefficients of skewness and kurtosis both indicate that the unpredictable BDI has a distribution which is skewed to the left and significantly flat tailed. Furthermore, the Ljung-Box test statistic for twelfth-order serial correlations in the squares strongly suggests the presence of time-varying volatility. The sign bias test, the negative size bias test, and the positive size bias test strongly indicate that large positive(negative) BDI shocks cause more volatility than small ones. This paper, also, shows that three leverage models have problems in capturing the correct impact of news on volatility and that negative shocks do not cause higher volatility than positive shocks. Specifically, the GARCH model successfully reveals the shape of the news impact curve and is a useful approach to modeling conditional heteroscedasticity of daily BDI.

An Empirical Test for the Combination of Multiple Recursive Generators (다중귀납난수생성기의 경험적 검정)

  • 김태수;이영해
    • Journal of the Korea Society for Simulation
    • /
    • v.10 no.2
    • /
    • pp.25-32
    • /
    • 2001
  • The Multiple Recursive Generator(MRG) has been considered by many scholars as a very good random number generator. For the long period md excellent statistical properties, the method of the combination with random number generators is used. In this paper, we thought the two-combined MRGs. Using the frequency and serial test, and runs test, we studied the importance of the initial seeds likewise other random number generators.

  • PDF

Development and Application of the Visual Test Instrument for Spent CANDU Fuel Bundle Serial Number Identification (CANDU형 사용후 핵연료 다발 일련번호 확인을 위한 육안검사 장치 개발 및 적용)

  • Na, Won-Woo;Lee, Young-Gil;Yoon, Wan-Ki;Kwack, Eun-Ho;Park, Seung-Sik
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.19 no.2
    • /
    • pp.93-99
    • /
    • 1999
  • SCAI(spent CANDU fuel bundle serial number identifier) was developed to read serial numbers of spent fuel bundles in the spent fuel storage. For the purpose of effectively identifying the serial number of fuel bundle. SCAI was composed of underwater camera & light part. guiding & supporting part and control & monitor part. So it is easy to assemble and disassemble, and operate. It was tested to read serial numbers of spent fuel bundles loaded in basket during the recent spent fuel transfer campaign at Wolsong Unit 1. And it was also applied to read serial numbers of spent fuel bundles discharging from the initial core at Wolsong Unit 3 by slight change of camera and light. Inspectors could easily operate SCAI after several practices in the storage pond, which was a user friendly. And SCAI provided clear and immediate picture for identification of serial numbers of spent fuel bundles. It was interally evaluated that SCAI greatly contributed to cut inspection efforts for national and international safeguards at Wolsong power plant.

  • PDF

Interlaboratory Comparison of Critical Current Measurements on Ag-sheathed Bi-2223 tapes (Bi-2223선재의 임계전류 측정기술 비교)

  • Lee, Kyu-Won;Han, Gi-Youl
    • Progress in Superconductivity
    • /
    • v.3 no.1
    • /
    • pp.99-103
    • /
    • 2001
  • We have conducted two runs of interlaboratory comparison on Ag-sheathed Bi-2223 tapes to evaluate the level of measurement techniques for the critical current measurement. Two classes of specimens were prepared for parallel and serial routings and sent to four participating laboratories. The critical currents of specimens were measured at 77 K in zero magnetic field. In the first comparison, we used twenty different Bi-2223 tapes as specimens for comparison and participating laboratories measured the specimens using their own instruments and procedures. As a result, the scattering of data on the first comparison showed -3.0% to +l2.2% for the parallel routing and -0.7% to +l5.1% for the serial routing. Major sources of these variations were attributed to different measurement techniques. Thus, the second comparison of measurement was done on the same specimens under specified measurement conditions, particularly in terms of cooling procedure and sweep rate of the test current. The variations for the second comparison were decreased -3.1% to +3.2% far the parallel routing and -1.8% to +7.7% fur the serial routing.

  • PDF

Implementation and design of fuse controller using single wire serial communication (단일 입력 직렬 통신을 이용한 퓨즈 제어 회로설계 및 구현)

  • Park, Sang-bong;Heo, Jeong-hwa
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.15 no.6
    • /
    • pp.251-255
    • /
    • 2015
  • In this paper, we propose a fuse controller which is used for storing the optimal value or the correction value for the surrounding product of the IoT applications and it is implemented serial communication circuit using a single pin. Because of the proposed single pin protocol is simpler in the hardware than the conventional $I^2C$ and SPI using two or more pins, it is suitable for the area of small amount of data transmission. The function of the one pin protocol is verified by logic simulation and the FPGA test board and it is fabricated using CMOS 0.35um technology. It is expected to use the IoT product that require the low power consumption and simple hardware.