• Title/Summary/Keyword: serial interface

Search Result 278, Processing Time 0.027 seconds

Design of Traffic Data Acquisition System with Loop Defector and Piezo-Electric Sensor (루프검지기와 피에조 센서를 이용한 차량정보 수집 시스템 설계)

  • 한경호;양승훈
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.6
    • /
    • pp.102-108
    • /
    • 2002
  • This paper handles the design of a real time traffic data acquisition system using loop detector and piezo-electric sensor to acquire the vehicle information EISA compatible parallel I/O interface card is designed to sample 30 I/O channels at variable rates for raw traffic data acquisition. The control software is designed to generate the traffic data informations from the raw data. The traffic data information provides vehicle length, speed, number of axles, etc. Vehicle types are detected and categorized into eleven types from the vehicle length, axles positions and axle counts information. The traffic information is formed into packet and transferred to the remote hosts through serial communications for ITS applications.

Development of remote monitoring system based on wire and wireless internet Environment (유.무선 인터넷 환경에 연동한 원격 감시시스템 개발)

  • 박상국
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2004.05b
    • /
    • pp.557-560
    • /
    • 2004
  • In this paper, wireless internet services are combined with conventional wire internet service system. These system support that instrument manager can be access his instrument by use personal mobile devices and instrument manager can be take emergency action by use mobile devices. for this, error signal of local instruments are transmitted to the serial port of local server through Rf wireless communication channel. Also, The image of local instruments are transmitted to the web monitoring screen of main server. Network Camera System Supports remote monitoring functions. The interfacing of nam server with external user are possible through the mobile devices.

  • PDF

The Design and Implementation of a Home Network Management System through a Web Browser (웹 브라우저를 이용한 홈 네트워크 관리 시스템의 설계 및 구현)

  • O, Bong-Jin;Kim, Chae-Gyu
    • The KIPS Transactions:PartA
    • /
    • v.8A no.4
    • /
    • pp.411-418
    • /
    • 2001
  • This paper describes the design and implementation of a home network management system through a web browser. All digital devices are connected to a set-top box on which personal java environment is installed through an IEEE1394 serial bus. The embedded web server on the set-top box supports persistent-connection of HTTP1.1 and servlet engine for JSDK2.1. The home network management system is developed as the form of a servlet and uses JNI to access IEEE1394 device driver\`s APIs. When a client selects an icon related with a device the user interface applet of the device is downloaded into a client\`s web browser and communicates with a related servlet through TCP/IP APIs.

  • PDF

Design of Main Computer Board for MSC on KOMPSAT-2

  • Heo, H.P.;Kong, J.P.;Yong, S.S.;Kim, Y.S.;Park, J.E.;Youn, H.S.;Paik, H.Y.
    • Proceedings of the KSRS Conference
    • /
    • 2003.11a
    • /
    • pp.1096-1098
    • /
    • 2003
  • SBC(Single Board Computer) is being developed for MSC(Multi-Spectral Camera) on KOMPSAT-2(Korea Multi-Purpose Satellite). SBC controls all the units of MSC system and gets commands and sends telemetry to and from spacecraft bus via 1553 communication channel. Due to the fact that SBC does very important roles for MSC system operation and SBC operates with 100% duty cycle, SBC is designed to have high reliability. SBC which has Intel 80486 as a main processor includes eight serial communication channels, one mil-std-1553 interface channel and several discrete interfaces. SBC incorporates 2Mbyte radiation hardened SRAM(Static Random Access Memory) and 1Mbyte flash memory. There are also PIC(Programmable Interrupt Controller), counter, WDT(Watch Dog Timer) in the SBC. In this paper, the design result of the SBC is presented.

  • PDF

Development of a low-cost multifunctional wireless impedance sensor node

  • Min, Jiyoung;Park, Seunghee;Yun, Chung-Bang;Song, Byunghun
    • Smart Structures and Systems
    • /
    • v.6 no.5_6
    • /
    • pp.689-709
    • /
    • 2010
  • In this paper, a low cost, low power but multifunctional wireless sensor node is presented for the impedance-based SHM using piezoelectric sensors. Firstly, a miniaturized impedance measuring chip device is utilized for low cost and low power structural excitation/sensing. Then, structural damage detection/sensor self-diagnosis algorithms are embedded on the on-board microcontroller. This sensor node uses the power harvested from the solar energy to measure and analyze the impedance data. Simultaneously it monitors temperature on the structure near the piezoelectric sensor and battery power consumption. The wireless sensor node is based on the TinyOS platform for operation, and users can take MATLAB$^{(R)}$ interface for the control of the sensor node through serial communication. In order to validate the performance of this multifunctional wireless impedance sensor node, a series of experimental studies have been carried out for detecting loose bolts and crack damages on lab-scale steel structural members as well as on real steel bridge and building structures. It has been found that the proposed sensor nodes can be effectively used for local wireless health monitoring of structural components and for constructing a low-cost and multifunctional SHM system as "place and forget" wireless sensors.

The Initialization of a TFT LCD and Implementation of Library Functions for an LN2440SBC Embedded System (LN2440SBC 임베디드 시스템을 위한 TFT LCD 초기화 및 그래픽스 라이브러리 함수 구현)

  • Kim, Byoung Kuk;Park, Geun Duk;Oh, Sam Kweon
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2009.04a
    • /
    • pp.639-642
    • /
    • 2009
  • LN2440SBC 임베디드 보드는 ARM 코어 방식의 S3C2440A CPU를 가진 임베디드 컴퓨터 시스템이다. 이 시스템에 부착한 터치스크린 기능을 가진 TFT LCD 키트인 LP35의 구동을 위해서는 ARM 코어, LCD 컨트롤러, 그리고 LCD 장치와의 통신을 위한 SPI(serial peripheral interface)의 초기화와 LCD 화면에 이미지, 선, 도형 같은 것들의 출력을 가능하게 해주는 그래픽스 라이브러리 함수들이 필요하다. 본 논문은 이같은 기능들을 가지는 LP35를 위한 드라이버의 구현 방법을 기술한다. 특히, 드라이버 구동을 위한 초기화 방법과 화면 출력 기능들의 구현을 위해 필요한 픽셀 디스플레이 함수의 구현에 중점을 두어 설명한다. 또한 픽셀 디스플레이 함수를 이용한 기본 그래픽스 라이브러리 함수들에 대해 설명한다. 드라이버의 초기화를 위해서는 클럭 속도 설정, 범용 입출력 핀(GPIO)을 LCD와 SPI 용으로의 할당. SPI의 마스터/슬레이브 및 보오 레이트 설정, LCD 컨트롤러 레지스터 설정을 통한 LCD 기능 선택. 그리고 SPI를 통한 LCD 장치로의 파워 온(power on) 명령 전달 등이 수행된다.

Experimental demonstration of uncompressed 4K video transmission over directly modulated distributed feedback laser-based terahertz wireless link

  • Eon-Sang Kim;Sang-Rok Moon;Minkyu Sung;Joon Ki Lee;Seung-Hyun Cho
    • ETRI Journal
    • /
    • v.45 no.2
    • /
    • pp.193-202
    • /
    • 2023
  • We demonstrate the transmission of uncompressed 4K videos over the photonics-based terahertz (THz) wireless link using a directly modulated distributed feedback laser diode (DFB-LD). For optical heterodyne mixing and data modulation, a DFB-LD was employed and directly modulated with a 5.94-Gb/s non-return-to-zero signal, which is related to a 6G-serial digital interface standard to support ultra-high-definition video resolution. We derived the optimal frequency of the THz carrier by varying the wavelength difference between DFB-LD output and Tunable LD output in the THz signal transmitter to obtain the best transmission performances of the uncompressed 4K video signals. Furthermore, we exploited the negative laser-to-filter detuning for the adiabatic chirp management of the DFB-LD by the intentional discrepancy between the center wavelength of the optical band-pass filter and the output wavelength of the DFB-LD. With the help of the abovementioned methods, we successfully transmitted uncompressed 4K video signals over the 2.3-m wireless transmission distance without black frames induced by time synchronization error.

CMI Tolerant Readout IC for Two-Electrode ECG Recording (공통-모드 간섭 (CMI)에 강인한 2-전극 기반 심전도 계측 회로)

  • Sanggyun Kang;Kyeongsik Nam;Hyoungho Ko
    • Journal of Sensor Science and Technology
    • /
    • v.32 no.6
    • /
    • pp.432-440
    • /
    • 2023
  • This study introduces an efficient readout circuit designed for two-electrode electrocardiogram (ECG) recording, characterized by its low-noise and low-power consumption attributes. Unlike its three-electrode counterpart, the two-electrode ECG is susceptible to common-mode interference (CMI), causing signal distortion. To counter this, the proposed circuit integrates a common-mode charge pump (CMCP) with a window comparator, allowing for a CMI tolerance of up to 20 VPP. The CMCP design prevents the activation of electrostatic discharge (ESD) diodes and becomes operational only when CMI surpasses the predetermined range set by the window comparator. This ensures power efficiency and minimizes intermodulation distortion (IMD) arising from switching noise. To maintain ECG signal accuracy, the circuit employs a chopper-stabilized instrumentation amplifier (IA) for low-noise attributes, and to achieve high input impedance, it incorporates a floating high-pass filter (HPF) and a current-feedback instrumentation amplifier (CFIA). This comprehensive design integrates various components, including a QRS peak detector and serial peripheral interface (SPI), into a single 0.18-㎛ CMOS chip occupying 0.54 mm2. Experimental evaluations showed a 0.59 µVRMS noise level within a 1-100 Hz bandwidth and a power draw of 23.83 µW at 1.8 V.

Four-channel GaAs multifunction chips with bottom RF interface for Ka-band SATCOM antennas

  • Jin-Cheol Jeong;Junhan Lim;Dong-Pil Chang
    • ETRI Journal
    • /
    • v.46 no.2
    • /
    • pp.323-332
    • /
    • 2024
  • Receiver and transmitter monolithic microwave integrated circuit (MMIC) multifunction chips (MFCs) for active phased-array antennas for Ka-band satellite communication (SATCOM) terminals have been designed and fabricated using a 0.15-㎛ GaAs pseudomorphic high-electron mobility transistor (pHEMT) process. The MFCs consist of four-channel radio frequency (RF) paths and a 4:1 combiner. Each channel provides several functions such as signal amplification, 6-bit phase shifting, and 5-bit attenuation with a 44-bit serial-to-parallel converter (SPC). RF pads are implemented on the bottom side of the chip to remove the parasitic inductance induced by wire bonding. The area of the fabricated chips is 5.2 mm × 4.2 mm. The receiver chip exhibits a gain of 18 dB and a noise figure of 2.0 dB over a frequency range from 17 GHz to 21 GHz with a low direct current (DC) power of 0.36 W. The transmitter chip provides a gain of 20 dB and a 1-dB gain compression point (P1dB) of 18.4 dBm over a frequency range from 28 GHz to 31 GHz with a low DC power of 0.85 W. The P1dB can be increased to 20.6 dBm at a higher bias of +4.5 V.

An Analysis on the Over-Potentially Deposited Hydrogen at the Polycrystalline $Ir/H_2SO_4$ Aqueous Electrolyte Interface Using the Phase-Shift Method (위상이동 방법에 의한 다결정 $Ir/H_2SO_4$ 수성 전해질 계면에서 과전위 수소흡착에 관한 해석)

  • Chun Jagn Ho;Mun Kyeong Hyeon
    • Journal of the Korean Electrochemical Society
    • /
    • v.3 no.2
    • /
    • pp.109-114
    • /
    • 2000
  • The relation between the phase-shift profile fur the intermediate frequencies and the Langmuir adsorption isotherm at the poly-Ir/0.1 M $H_2SO_4$ aqueous electrolyte interface has been studied using ac impedance measurements, i.e., the phase-shift methods. The simplified interfacial equivalent circuit consists of the serial connection of the electrolyte resistance $(R_s)$, the faradaic resistance $(R_F)$, and the equivalent circuit element $(C_P)$ of the adsorption pseudoca-pacitance $(C_\phi)$. The comparison of the change rates of the $\Delta(-\phi)/{\Delta}E\;and\;\Delta{\theta}/{\Delta}E$ are represented. The delayed phase shift $(\phi)$ depends on both the cathode potential (E) and frequency (f), and is given by $\phi=tan^{-1}[1/2{\pi}f(R_s+R_F)C_P]$. The phase-shift profile $(-\phi\;vs.\;E)$ for the intermediate frequency (ca. 1 Hz) can be used as an experimental method to determine the Langmuir adsorption isotherm $(\theta\;vs.\;E)$. The equilibrium constant (K) for H adsorption and the standard free energy $({\Delta}G_{ads})$ of H adsorption at the poly-Ir/0.1 M $H_2SO_4$ electrolyte interface are $2.0\times10^{-4}$ and 21.1kJ/mol, respectively. The H adsorption is attributed to the over-potentially deposited hydrogen (OPD H).