• Title/Summary/Keyword: serial

Search Result 3,215, Processing Time 0.026 seconds

Implementation of All-Optical Serial-Parallel Data Converters Using Mach-Zehnder Interferometers and Applications (MZI를 이용한 전광 직렬-병렬 데이터 형식 변환기 구현과 활용 방안)

  • Lee, Sung Chul
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.7 no.2
    • /
    • pp.59-65
    • /
    • 2011
  • All-optical signal processing is expected to offer advantages in speed and power consumption against over electronics signal processing. It has a potential to solve the bottleneck issues of ultra-high speed communication network nodes. All-optical serial-to-parallel and parallel-to-serial data converters would make it possible to easily process the serial data information of a high-speed optical packet without optical-to-electronic-to-optical data conversion. In this paper, we explain the principle of simple and easily expandable all-optical serial-to-parallel and parallel-to-serial data converters based on Mach-Zehnder interferometers. We experimentally demonstrate these data converters at 10Gbit/s serial data rate. They are useful all-optical devices for the all-optical implementations of label decoding, self-routing, control of variable packets, bit-wise logical operation, and data format conversion.

Design of A 1'${\times}$1', 512${\times}$512 Poly-Si TFT-LCD with Integrated 8-bit Parallel-Serial Digital Data Drivers

  • Shin, Won-Chul;Lee, Seung-Woo;Chung, Hoon-Ju;Han, Chul-Hi
    • Journal of Information Display
    • /
    • v.2 no.2
    • /
    • pp.1-6
    • /
    • 2001
  • A $1"{\times}l"$, $512{\times}512$ poly-Si TFT-LCD with a new integrated 8-bit parallel-serial digital data driver was proposed and designed. For high resolution, the proposed parallel-serial digital driver used serial video data rather than parallel ones. Thus, digital circuits for driving one column line could be integrated within very small width. The parallel-serial digital data driver comprised of shift registers, latches, and serial digital-to-analog converters (DAC's). We designed a $1"{\times}l"$, $512{\times}512$ poly-Si TFT-LCD with integrated 8-bit parallel-serial digital data drivers by a circuit simulator which has physical-based analytical model of poly-Si TFT's. The fabricated shift register well operated at 2 MHz and $V_{DD}$=10V and the fabricated poly-Si TFT serial DAC's, which converts serial digital data to an analog signal, could convert one bit within $2.8{\mu}s$. The driver circuits for one data line occupied $8100{\times}50{\mu}m^2$ with $4{\mu}m$ design rule.

  • PDF

Implementation of Muti-channel Serial Device of Embedded Linux System for Remote Control Monitoring System (원격 제어 모니터링 시스템을 위한 임베디드 리눅스 시스템의 다중 채널 직렬 장치 구현)

  • Park, Se-Hyun;Park, Se-Hoon;Kim, Eung-Soo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.5
    • /
    • pp.1039-1044
    • /
    • 2005
  • A Multi-channel serial device using the embedded Linux system is designed for a remote controlling and monitoring system. The proposed device consists of a FIFO, a state machine, and an interrupter. The device program written in embedded Linux enables the effective programming of device. While the conventional multi-channel serial devices accesses every individual serial devices, the proposed device accesses the multi-channel serial device as if it is a single serial device. The device efficiently performs the multi-channel serial input/output operation and has fast access time than the conventional multi-channel serial device.

Design of Low-power Serial-to-Parallel and Parallel-to-Serial Converter using Current-cut method (전류 컷 기법을 적용한 저전력형 직병렬/병직렬 변환기 설계)

  • Park, Yong-Woon;Hwang, Sung-Ho;Cha, Jae-Sang;Yang, Chung-Mo;Kim, Sung-Kweon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.10A
    • /
    • pp.776-783
    • /
    • 2009
  • Current-cut circuit is an effective method to obtain low power consumption in wireless communication systems as high speed OFDM. For the operation of current-mode FFT LSI with analog signal processing essentially requires current-mode serial-to-parallel/parallel-to-serial converter with multi input and output structure. However, the Hold-mode operation of current-mode serial-to-parallel/parallel-to-serial converter has unnecessary power consumption. We propose a novel current-mode serial-to-parallel/parallel-to-serial converter with current-cut circuit and full chip simulation results agree with experimental data of low power consumption. The proposed current-mode serial-to-parallel/parallel-to-serial converter promise the wide application of the current-mode analog signal processing in the field of low power wireless communication LSI.

A study of multi protocol communication on single serial interface (Serial 전송라인에서 Multi-Protocol 통신의 구현 연구)

  • Lee, Jae-Cheol;Ko, Dae-Sik
    • Journal of Advanced Navigation Technology
    • /
    • v.12 no.5
    • /
    • pp.464-469
    • /
    • 2008
  • The RS-232C (Unbalanced serial) and RS-485 (balanced serial) are standard in serial communication. RS-485 uses a differential electrical signal, as opposed to unbalanced signals referenced to ground with the RS-232. Differential transmission, which uses two lines each for transmit and receive signal results in greater noise immunity and longer distances as compared to the RS-232C. The greater noise immunity and distance are big advantages in industrial environments. In general, one protocol on one serial interface is very normal application. In this study, we implemented multi protocols on one serial RS-485 interface and examine the performance and result with hanging multi equipments.

  • PDF

Design and Implementation of RAID Controller using Serial ATA Interface (Serial ATA Interface를 통한 RAID Controller 보드의 설계 및 구현)

  • Lim, Seung-Ho;Lee, Ju-Pyung;Park, Kyu-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2003.11c
    • /
    • pp.665-668
    • /
    • 2003
  • In this paper, we have designed and implemented the RAID controller board which connects to the host computer with serial ATA interface and connects to the disks with parallel ATA interface. Serial ATA interface is proposed to overcome the design limitation of parallel ATA while enabling the storage interface to scale with the slowing media rate demands for PC platforms. Serial ATA is to replace parallel ATA with the compatibility with existing operating systems and drivers, adding performance headroom for years to come. It Moreover, serial ATA provides even faster transfer rate of 150 Mbytes/s which is larger than that of current parallel ATA. The RAID controller board designed in this paper combines up to 4 disks with parallel ATA interface, and connects to PC host computer with serial ATA interface. We have implemented RAID controller using Verilog HDL language with FPGA chip. The RAID controller supports RAID level 0 and 1 functionality. Experimently, the average read/write performance of parallel ATA interface is about 30 Mbytes/s. Therefore, when 4 parallel disks is connected to the RAID controller board, we can get almost full throughput of serial ATA protocol using the RAID level 0 configuration with 4 disks.

  • PDF

A Serial Input/Output Circuit with 8 bit and 16 bit Selection Modes

  • Yang, Yil-Suk;Kim, Jong-Dae;Roh, Tae-Moon;Lee, Dae-Woo;Koo, Jin-Gun;Kim, Sang-Gi;Park, Il-Yong;Yu, Byoung-Gon
    • ETRI Journal
    • /
    • v.24 no.6
    • /
    • pp.462-464
    • /
    • 2002
  • This paper presents a serial interface circuit that permits selection of the amount of data converted from serial-to-parallel and parallel-to-serial and overcomes the disadvantages of the conventional serial input/output interface. Based on the selected data length operating mode, 8 bit or 16 bit serial-to-parallel and 8 bit or 16 bit parallel-to-serial conversion takes place in data blocks of the selected data length.

  • PDF

Constraints and Type Hierarchies for Korean Serial Verb Constructions - An Analytic Study within the HPSG Framework -

  • Song, Sang-Houn
    • Proceedings of the Korean Society for Language and Information Conference
    • /
    • 2007.11a
    • /
    • pp.440-449
    • /
    • 2007
  • This paper provides a fine-grained analysis of Korean serial verb constructions within the HPSG framework, and covers major descriptive characteristics of the phenomena. This paper discusses constraints on serial verb constructions in terms of four aspects; transitivity, argument structure, semantic properties, and complementizers. As a result, 17 constraints have been built, which support the type hierarchies for Korean serial verb constructions. This paper also presents a sample derivation on the basis of on the constraints and the type hierarchies.

  • PDF

A Development for Serial Data Communication Arbitration Module in Redundant System (여분을 갖는 시스템의 시리얼데이터통신 중재모듈의 개발)

  • 신덕호;이종우;황종규;정의진;김종기
    • Proceedings of the KSR Conference
    • /
    • 2002.05a
    • /
    • pp.530-534
    • /
    • 2002
  • This paper show serial communication method in order to design how to interface between fault tolerant systems with redundancy. Problem has been in the method that fault tolerant system had switched of serial data with common switching device. This problem degrade reliability in itself and total system which is interfaced with that serial communication system. So Arbitration module of serial communication which is suggested in this paper can improve the reliability using voter algorithm which fault is detected passively.

  • PDF

Foreign Exchange Return Predictability: Rational Expectations Risk Premium vs. Expectational Errors

  • Moon, Seongman
    • East Asian Economic Review
    • /
    • v.22 no.4
    • /
    • pp.467-505
    • /
    • 2018
  • We propose a simple identification scheme for the causes of the violations of uncovered interest parity. Our method uses the serial dependence patterns of excess returns as a criterion for judging performance of economic models. We show that a mean reverting component in excess returns, representing a violation of uncovered interest parity, mainly contributes to generating different serial dependence patterns of excess returns: rational expectations risk premium models tend to generate negative serial dependence of excess returns, while expectational errors models tend to generate positive serial dependence.