• Title/Summary/Keyword: redundant architecture

Search Result 93, Processing Time 0.024 seconds

Implementation of High Speed Router's Redundancy Architecture (고속 네트워크 시스템의 이중화 회로 구현)

  • 강덕기;이상우;이준철;이형섭;이영천
    • Proceedings of the IEEK Conference
    • /
    • 2000.11a
    • /
    • pp.267-270
    • /
    • 2000
  • In this paper, we consider the simple redundant structures with the function of hardware based active/standby control. The system includes two switch modules. The switch module is connected to a data bus, but only the active switch module has control of the data bus. The standby unit takes over the function of the active unit when the active unit failure or mode command are asserted. And this paper illustrate the high-speed router system and the overall redundant system architecture. The proposed redundant architecture for 80G Router system is verified and implemented with experiment.

  • PDF

A Case Study on the Status and Problems of Regulations of Land Use in Gyeonggi-do (경기도 토지이용규제 현황과 문제점 고찰)

  • Kim, Young-Hoon;Kwon, Gyoung-Nam
    • KIEAE Journal
    • /
    • v.16 no.6
    • /
    • pp.57-67
    • /
    • 2016
  • Purpose: Laws and regulations of land use are enormous, and the appliance of regulations is overlapped redundantly. Therefore, there are many problems such as time consuming in the process, limiting individual property rights, and interrupting enterprises' economic activities. This study will discuss problems of redundant regulations of land use and its improvement by figuring out current regulations of land use in Gyeonggi-do, one of provinces which applies the most various regulations of land use. Method: This study reviews laws on national land-use planning system and characteristics of land-use regulation in Korea. The extent of the review is limited to "framework act on the regulation of land use" with categories of national land, urban planing, architecture, etc. Through case studies in Gyeonggi-do, the status and problems of redundant regulations of land use are defined. For example, it is overlapped in "Seoul Metropolitan Area Readjustment Planning Act", Development Restriction Zone, Paldang Special District, and so on. It is mainly referred to 2015 Gyeonggi-do land-use restriction map. Result: First, Gyeonggi-do confronts many problems related to the development restrictions and the financial increasement for environmental management by redundant regulations. The development restrictions include supplying additional land for industrial use, relocating colleges, and height limitation relating to military facilities. Second, in order to organize redundant regulations, it is required to combine similar regulations and adjust through communication system among other departments. Third, regulations should consider unique local condition of each district. Lastly, efficient application of regulations is necessary so as to maximize the function of land, protect individual property rights, and stimulate local development.

The CORDIC Circuit of Redundant Signed Binary Number (Redundant Signed Binary Number에 의한 CORDIC 회로)

  • 김승열;김용대;한선경;유영갑
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.40 no.6
    • /
    • pp.1-8
    • /
    • 2003
  • A novel CORDIC circuit is presented based on a redundant number system eliminating global carry Propagation. The number format employs a new recoding scheme similar to the Booth receding resolving carry problems in addition. A pipelined architecture is introduced having a constant scale factor in its computation of trigonometric functions. The operational time of the circuit is constant independent of the number of operand digits.

A Fault-Tolerant Architecture of PCI-Express Bus for Avionics Systems (항공전자 시스템을 위한 PCI-Express 버스의 결함감내 구조)

  • Kim, Sung-Jun;Kim, Kyong-Hoon;Jun, Yong-Kee
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.48 no.12
    • /
    • pp.1005-1012
    • /
    • 2020
  • Avionics systems that use the PCI-Express bus unfortunately cannot use at least one I/O device if the bus fails, because the I/O device is connected to CPU through only one PCI-Express channel. This paper presents a fault-tolerant architecture of the PCI-Express bus for avionics systems, which tolerates one channel failure with help of the other redundant channel that has not been failed. In this architecture, each redundant PCI-Express channel connects a corresponding port of CPU to each switch logic of channels to provide each I/O device through a switched fault-tolerant channel. This paper includes the results of experimentation to show that the architecture detects the faulty condition in real time and switches the channel to the other redundant channel which has not been failed, when the architecture meets a failure.

Performance validation and application of a mixed force-displacement loading strategy for bi-directional hybrid simulation

  • Wang, Zhen;Tan, Qiyang;Shi, Pengfei;Yang, Ge;Zhu, Siyu;Xu, Guoshan;Wu, Bin;Sun, Jianyun
    • Smart Structures and Systems
    • /
    • v.26 no.3
    • /
    • pp.373-390
    • /
    • 2020
  • Hybrid simulation (HS) is a versatile tool for structural performance evaluation under dynamic loads. Although real structural responses are often multiple-directional owing to an eccentric mass/stiffness of the structure and/or excitations not along structural major axes, few HS in this field takes into account structural responses in multiple directions. Multi-directional loading is more challenging than uni-directional loading as there is a nonlinear transformation between actuator and specimen coordinate systems, increasing the difficulty of suppressing loading error. Moreover, redundant actuators may exist in multi-directional hybrid simulations of large-scale structures, which requires the loading strategy to contain ineffective loading of multiple actuators. To address these issues, lately a new strategy was conceived for accurate reproduction of desired displacements in bi-directional hybrid simulations (BHS), which is characterized in two features, i.e., iterative displacement command updating based on the Jacobian matrix considering nonlinear geometric relationships, and force-based control for compensating ineffective forces of redundant actuators. This paper performs performance validation and application of this new mixed loading strategy. In particular, virtual BHS considering linear and nonlinear specimen models, and the diversity of actuator properties were carried out. A validation test was implemented with a steel frame specimen. A real application of this strategy to BHS on a full-scale 2-story frame specimen was performed. Studies showed that this strategy exhibited excellent tracking performance for the measured displacements of the control point and remarkable compensation for ineffective forces of the redundant actuator. This strategy was demonstrated to be capable of accurately and effectively reproducing the desired displacements in large-scale BHS.

Analysis of the redundant architecture for the fault-tolerance of a distributed control system

  • Moon, Hong-ju
    • Proceedings of the Korean Reliability Society Conference
    • /
    • 2000.04a
    • /
    • pp.231-238
    • /
    • 2000
  • The distributed digital control system has many shared common components, and a single fault in the system may have effects on not a single function. Not as in an analog system, the faults in a digital system usually make discrete and abrupt changes in its output, which are hard to be expected. To cope with these situations, the fault-tolerance is an inevitable property of a distributed control system. A distributed digital control system consists of many equipments, and each equipment can be implemented by many different technologies. The fault-tolerance has to be implemented depend-ing on the overall architecture and how each equipment is implemented. The paper analyzes and compares the strategies and tactics to add the fault-tolerances in a distributed digital control system, and studies how they can be combined appropriately.

  • PDF

A correction of synthetic aperture sonar image using the redundant phase center technique and phase gradient autofocus (Redundant phase center 기법과 phase gradient autofocus를 이용한 합성개구소나 영상 보정)

  • Ryue, Jungsoo;Baik, Kyungmin
    • The Journal of the Acoustical Society of Korea
    • /
    • v.40 no.6
    • /
    • pp.546-554
    • /
    • 2021
  • In the signal processing of synthetic aperture sonar, it is subject that the platform in which the sensor array is installed moves along the straight line path. In practical operation in underwater, however, the sensor platform will have trajectory disturbances, diverting from the line path. It causes phase errors in measured signals and then produces deteriorated SAS images. In this study, in order to develop towed SAS, as tools to remove the phase errors associated with the trajectory disturbances of the towfish, motion compensation technique using Redundant Phase Center (RPC) and also Phase Gradient Autofocus (PGA) method is investigated. The performances of these two approaches are examined by means of a simulation for SAS system having a sway disturbance.

A high-speed complex multiplier based on redundant binary arithmetic (Redundant binary 연산을 이용한 고속 복소수 승산기)

  • 신경욱
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.2
    • /
    • pp.29-37
    • /
    • 1997
  • A new algorithm and parallel architecture for high-speed complex number multiplication is presented, and a prototype chip based on the proposed approach is designed. By employing redundant binary (RB) arithmetic, an N-bit complex number multiplication is simplified to two RB multiplications (i.e., an addition of N RB partial products), which are responsible for real and imaginary parts, respectively. Also, and efficient RB encoding scheme proposed in this paper enables to generate RB partial products without additional hardware and delay overheads compared with binary partial product generation. The proposed approach leads to a highly parallel architecture with regularity and modularity. As a results, it results in much simpler realization and higher performance than the classical method based on real multipliers and adders. As a test vehicle, a prototype 8-b complex number multiplier core has been fabricated using $0.8\mu\textrm{m}$ CMOS technology. It contains 11,500 transistors on the area of about $1.05 \times 1.34 textrm{mm}^2$. The functional and speed test results show that it can safely operate with 200 MHz clock at $V_{DD}=2.5 V$, and consumes about 90mW.

  • PDF

Dual Mode Control for the Robot with Redundant Degree of Freedom -The application of the preview learning control to the gross motion part-

  • Mori, Yasuchika;Nyudo, Shin
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 1992.10b
    • /
    • pp.296-300
    • /
    • 1992
  • This paper deals with a dual mode control system design for the starching work robot. From the feature of this work, the robot has redundant degree of freedom. In this paper, we try to split the whole movement the robot into a gross motion part ai. a fine motion part so as to achieve a good tracking performance. The preview learning control is applied to the gross motion part. The validity of the dual mode control architecture is demonstrated.

  • PDF

An Efficient Architecture for Modified Karatsuba-Ofman Algorithm (불필요한 연산이 없는 카라슈바 알고리즘과 하드웨어 구조)

  • Chang Nam-Su;Kim Chang-Han
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.3 s.345
    • /
    • pp.33-39
    • /
    • 2006
  • In this paper we propose the Modified Karatsuba-Ofman algorithm for polynomial multiplication to polynomials of arbitrary degree. Leone proposed optimal stop condition for iteration of Karatsuba-Ofman algorithm(KO). In this paper, we propose a Non-Redundant Karatsuba-Ofman algorithm (NRKOA) with removing redundancy operations, and design a parallel hardware architecture based on the proposed algorithm. Comparing with existing related Karatsuba architectures with the same time complexity, the proposed architecture reduces the area complexity. Furthermore, the space complexity of the proposed multiplier is reduced by 43% in the best case.