Browse > Article
http://dx.doi.org/10.5139/JKSAS.2020.48.12.1005

A Fault-Tolerant Architecture of PCI-Express Bus for Avionics Systems  

Kim, Sung-Jun (Korea Aerospace Industries, LTD)
Kim, Kyong-Hoon (Kyungpook National University)
Jun, Yong-Kee (Gyeongsang National University)
Publication Information
Journal of the Korean Society for Aeronautical & Space Sciences / v.48, no.12, 2020 , pp. 1005-1012 More about this Journal
Abstract
Avionics systems that use the PCI-Express bus unfortunately cannot use at least one I/O device if the bus fails, because the I/O device is connected to CPU through only one PCI-Express channel. This paper presents a fault-tolerant architecture of the PCI-Express bus for avionics systems, which tolerates one channel failure with help of the other redundant channel that has not been failed. In this architecture, each redundant PCI-Express channel connects a corresponding port of CPU to each switch logic of channels to provide each I/O device through a switched fault-tolerant channel. This paper includes the results of experimentation to show that the architecture detects the faulty condition in real time and switches the channel to the other redundant channel which has not been failed, when the architecture meets a failure.
Keywords
Avionics System; PCI-Express Bus; Fault-tolerant Bus; Bus Architecture;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Jeon, E. S., et. al, "Implementation of Input/Output Board with FPGAs for UAV Mission Computer," Fall Conference of the Korean Society for Aeronautical and Space Sciences, 2010, pp. 1501-1504.
2 Choi, E. K., Ban, C. B. and Yang, S. Y., "Development of Mission Computer Hardware for UAV," Spring Conference of Korean Society for Aeronautical and Space Sciences, 2013, pp. 375-378.
3 VanderLeest, S. H. and White, D., "MPSoC Hypervisor: The Safe and Secure Future of Avionics," IEEE/AIAA 34th Digital Avionics Systems Conf. (DASC), Prague, 2015, pp. 6B5-1-6B5-14.
4 Catton, L. W., Avionics Display System, US Patent No. 9,892,551-B2, GE Aviation Systems Limited, February 13, 2018.
5 Hyun, J., et al, "A Fault-Tolerant Temporal Partitioning Scheme for Safety-Critical Mission Computers," IEEE/AIAA 31st Digital Avionics Systems Conference (DASC), USA, 2012, pp. 1-24.
6 ARM, AMBA(TM) Specification: 2.0, ARM, 1999.
7 US DoD, Design and Acquisition of Software for Defense Systems, USA, 2018, p. 4.
8 PCI-SIG, PCI Express® Base Specification, Rev. 3.0, PCI Special Interest Group (PCI-SIG), 2010.
9 Microsemi, RT0001 Reliability Report Microsemi FPGA and SoC Products, Microsemi, 2018, p. 23.
10 Microsemi, PB0115 Product Brief SmartFusion2 SoC FPGA, Microsemi, 2018, p. 8.
11 US DoD, MIL-STD-1553B, USA, 1978.
12 VITA, American National Standard for VME64, American National Standards Institute (ANSI), 1994
13 PCI-SIG, PCI Local Bus Specification Revision 3.0, PCI Special Interest Group (PCI-SIG), 2002.
14 Varnavas, K., "Serial Back-Plane Technologies in Advanced Avionics Architectures," IEEE/AIAA 24th Digital Avionics Systems Conference (DASC), USA, 2005, pp. 12.A.1-1-3.
15 Bradford, R., et. al, "Exploring the Design Space of IMA System Architectures," IEEE/AIAA 29th Digital Avionics Systems Conference (DASC), USA, 2010, pp. 5.E.5-7-14.
16 D. Munch, et. al, "Hardware-Based I/O Virtualization for Mixed Criticality Real-Time Systems Using PCIe SR-IOV," International Conference on Computer Science and Engineering (ICCSE), Sri Lanka, 2013, pp. 706-713.
17 Lee, K. B., "A Study on the Transmission Technology for Reliable Mass Data Transfer between High Speed Processors for Aircraft," Information and Control Symposium, Korean Institute of Electrical Engineers, 2018, pp. 319-320.