Implementation of Dual-Diagonal Quasi-cyclic LDPC(Low Density Parity Check) decoder for Efficient Encoder (효율적 부호를 고려한 Dual-Diagonal Quasi-cyclic LDPC(Low Density Parity Check) 복호기의 구현)
-
- Proceedings of the KIEE Conference
- /
- 2006.07d
- /
- pp.2023-2024
- /
- 2006