ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Low-Complexity Multi-size Cyclic-Shifter for QC-LDPC Codes

  • Kang, Hyeong-Ju (School of Computer Science and Engineering, Korea University of Technology and Education) ;
  • Yang, Byung-Do (Department of Electronics Engineering, Chungbuk National University)
  • Received : 2016.05.23
  • Accepted : 2016.12.14
  • Published : 2017.06.01
Download PDF
⟨ Previous Next ⟩

Abstract

The decoding process of a quasi-cyclic low-density parity check code requires a unique type of rotator. These rotators, called multi-size cyclic-shifters (MSCSs), rotate input data with various sizes, where the size is the amount of data to be rotated. This paper proposes a low-complexity MSCS structure for the case when the sizes have a nontrivial common divisor. By combining the strong points of two previous structures, the proposed structure achieves the smallest area. The experimental results show that the area reduction was more than 14.7% when the proposed structure was applied to IEEE 802.16e as an example.

Keywords

References

  1. D.J.C. MacKay and R.M. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes," Electron. Lett., vol. 32, no. 18, Aug. 1996, pp. 1645-1646. https://doi.org/10.1049/el:19961141
  2. D.J.C. Mackay, "Good Error Correcting Codes Based on Very Sparse Matrices," IEEE Trans. Inform. Theory, vol. 45, no. 2, Mar. 1999, pp. 399-431. https://doi.org/10.1109/18.748992
  3. M. Rovini, G. Gentile, and L. Fanucci, "Multi-size Circular Shifting Networks for Decoders of Structured LDPC Codes," Electron. Lett., vol. 43, no. 17, Aug. 2007, pp. 938-940. https://doi.org/10.1049/el:20071157
  4. X. Peng et al., "A 115 mW 1 Gbps QC-LDPC Decoder ASIC for WiMAX in 65 nm CMOS," IEEE Asian Solid-State Circuits Conf., Jeju, Rep. of Korea, Nov. 14-16, 2011, pp. 317-320.
  5. Y. Cui et al., "Ultra Low Power QC-LDPC Decoder with High Parallelism," Int. SOC Conf., Taipei, Taiwan, Sept. 26-28, 2011, pp. 142-145.
  6. X. Chen, S. Lin, and V. Akella, "QSN-a Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 10, Oct. 2010, pp. 782-786. https://doi.org/10.1109/TCSII.2010.2067811
  7. B. Xiang et al., "An 847-955 Mb/s 342-397 mW Dual-Path Fully-Overlapped QC-LDPC Decoders for WiMAX System in 0.13 ${\mu}m$ CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 6, June 2011, pp. 1416-1432. https://doi.org/10.1109/JSSC.2011.2125030
  8. V.E. Benes, "Optimal Rearrangeable Multistage Connecting Networks," Bell Syst. Tech. J., vol. 43, no. 4, July 1964, pp. 1641-1656. https://doi.org/10.1002/j.1538-7305.1964.tb04103.x
  9. D. Oh and K.K. Parhi, "Low-Complexity Switch Network for Reconfigurable LDPC Decoders," IEEE Trans. Very Large Scale Integr. Syst., vol. 18, no. 1, Jan. 2010, pp. 85-94. https://doi.org/10.1109/TVLSI.2008.2007736
  10. IEEE Std. 802.16, IEEE Standard for Air Interface for Broadband Wireless Access Systems, 2012.
  11. IEEE Std. 802.22, IEEE Standard for Information Technology–Local and Metropolitan Area Networks–Specific Requirements–Part 22: Cognitive Wireless RAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: Policies and Procedures for Operation in the TV Bands, 2011.
  12. H.-J. Kang, "Multi-size Circular Shifter Based on Benes Network with High-Speed 3 $\times$ 3 Switch," J. Korea Inst. Inform. Commun. Eng., vol. 19, no. 11, Nov. 2015, pp. 2637-2642. https://doi.org/10.6109/jkiice.2015.19.11.2637

Cited by

  1. Low‐complexity, high‐speed multi‐size cyclic‐shifter for quasi‐cyclic LDPC decoder vol.54, pp.7, 2017, https://doi.org/10.1049/el.2017.4456